完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我正在尝试在Vivado 2018.1中实现Kintex-7设计,它似乎工作了一段时间,但突然间我在尝试运行实现时遇到了一个奇怪的错误。 日志显示以下错误。 如果我尝试转到路径,则dbg_hub_CV.0文件夹甚至不存在,这可以解释为什么我收到错误。 有谁知道我为什么看到这个以及我能做些什么来绕过它? 日志错误: 错误:[Chipscope 16-212]处理Vivado调试IP时出现故障“c:/F/HS95/HS95_AddDpRx_BRANCH/HS95_Daughtercard_FPGA.runs/impl_4/.Xil/Vivado-5840-MFN-DT-XILINX01/dbg_hub_CV.0/out /result.dcp”。 无法访问IP:netlist的以下元素。 阶段1生成并合成调试核心| 校验和:153ad8c93 时间:cpu = 00:00:01; 逝去了= 00:00:51。 记忆(MB):峰值= 2273.473; 增益= 3.184 信息:[共17-83]发布许可证:实施 157个Infos,54个警告,15个严重警告和2个错误。 opt_design失败了 错误:[Chipscope 16-338]由于早期错误,实现调试核心失败感谢任何帮助。 蒂姆 以上来自于谷歌翻译 以下为原文 Hi, I am trying to implement a Kintex-7 design in Vivado 2018.1 and it seemed to work for a while, but all of a sudden I am getting a strange error when I try and run implementation. The log shows the error below. And if I try and go to the path, the dbg_hub_CV.0 folder doesn't even exist, which would explain why I am getting the error. Does anybody know why I am seeing this and what I can do to get around it? Error in log: ERROR: [Chipscope 16-212] A failure has occurred processing Vivado Debug IP "c:/F/HS95/HS95_AddDpRx_BRANCH/HS95_Daughtercard_FPGA.runs/impl_4/.Xil/Vivado-5840-MFN-DT-XILINX01/dbg_hub_CV.0/out/result.dcp". Unable to access the following elements of the IP: netlist.Phase 1 Generate And Synthesize Debug Cores | Checksum: 153ad8c93Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2273.473 ; gain = 3.184INFO: [Common 17-83] Releasing license: Implementation157 Infos, 54 Warnings, 15 Critical Warnings and 2 Errors encountered.opt_design failedERROR: [Chipscope 16-338] Implementing debug Cores failed due to earlier errorsThanks for any help. Tim |
|
相关推荐
5个回答
|
|
@syedz,
已经有一段时间但我相信我重置了所有输出产品并删除了运行目录并重新生成了所有输出并解决了这个问题。 蒂姆 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 @syedz, It has been a while but I believe I reset all output products and deleted the runs directory and regenerated all outputs and that solved the issue. Tim View solution in original post |
|
|
|
嗨@tim_severance
对于.Xil目录文件,我想是在运行期间创建的临时文件,因此在运行后无法看到dbg_hub_CV.0。 我可以看到dbg_hub_CV.0和result.dcp仅在ILA示例项目的Implementation的运行时间跨度内创建。 另请查看此AR(链接)以获取信息。 也许您可以创建并运行一个新的实现运行,例如Impl_5并为其关联相同的综合运行,或者尝试删除.Xil并重新运行实现运行并重新生成输出产品或尝试清除IP缓存。 -------------------------------------------------- ---------------------------------------------请标记相应的帖子 作为答案“接受为解决方案”,以防它有助于解决您的查询。给予您认为有用且回复导向的帖子。感谢Kudos-- -------------------------------------------------- -------------------------- 以上来自于谷歌翻译 以下为原文 Hi @tim_severance For .Xil directory files, I guess is the temporary files created during runs and hence you could not see dbg_hub_CV.0 after the run. I could see the dbg_hub_CV.0 and result.dcp created only during the run time span of Implementation for the ILA example project. Also check this AR (link) for information. Maybe you can create and run a new Implementation run say Impl_5 and associate the same synthesis run for it, or try deleting the .Xil and re-run the implementation run with output products re-generated or try clearing IP cache. ----------------------------------------------------------------------------------------------- Please mark the appropriate post as an answer "Accept as solution" in case it helps to resolve your query. Give Kudos to a post which you think is helpful and reply oriented. ----------------------------------------------------------------------------------------------- |
|
|
|
@prathikm,
我尝试创建一个新的运行,并给出了同样的错误。 接下来我将尝试删除缓存并重新运行synth并尝试实现。 这将需要相当长的时间,因为块设计在这个设计中非常复杂,我希望避免这样做。 蒂姆 以上来自于谷歌翻译 以下为原文 @prathikm, I tried creating a new run and that gave the same error. I will next try deleting cache and rerunning synth and try the implementation. This will take quite a long time as the block design is very complex in this design I was hoping to avoid having to do that. Tim |
|
|
|
@tim_severance,
清除缓存并重新运行流程是否有助于克服问题? --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @tim_severance, Did clearing the cache and rerunning the flow helped in overcoming the issue? --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
@syedz,
已经有一段时间但我相信我重置了所有输出产品并删除了运行目录并重新生成了所有输出并解决了这个问题。 蒂姆 以上来自于谷歌翻译 以下为原文 @syedz, It has been a while but I believe I reset all output products and deleted the runs directory and regenerated all outputs and that solved the issue. Tim |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1139浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
581浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
447浏览 1评论
2002浏览 0评论
726浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 11:45 , Processed in 1.185212 second(s), Total 53, Slave 47 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号