完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
有没有办法检查vivado用于构建综合,实现等的时间量?
以上来自于谷歌翻译 以下为原文 is there way to check amount of time vivado used to build synthesis, implementation etc? |
|
相关推荐
3个回答
|
|
嗨@ s002wjhw,
你在Vivado日志中寻找经过的时间吗? synth_design completed successfullysynth_design:Time(s):cpu = 00:00:44; elapsed = 00:00:52。 记忆(MB):peak = abc; 增益= abc -------------------------------------------------- ------------如果提供的信息有用,请将相应的答案标记为“接受为解决方案”。将“Kudos”发送到您认为有用并回复的帖子.----- -------------------------------------------------- ------- 以上来自于谷歌翻译 以下为原文 Hi @s002wjhw, Are you looking for elapsed time in Vivado log? synth_design completed successfully synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = abc ; gain = abc -------------------------------------------------------------- Please mark the appropriate answer as "Accept as solution" if information provided is helpful. Give 'Kudos' to a post which you think is useful and reply oriented. -------------------------------------------------------------- |
|
|
|
@ s002wjhw
检查以下AR,我相信它会有所帮助: https://www.xilinx.com/support/answers/50199.html https://www.xilinx.com/support/answers/56840.html 问候 罗希特 -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用,请回答“接受为解决方案”。 将Kudos发送给您认为有用且回复的帖子.------------------------------------ -------------------------------------------------- -------- RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 @s002wjhw Check these below ARs, i believe it will help: https://www.xilinx.com/support/answers/50199.html https://www.xilinx.com/support/answers/56840.html Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
嗨,
在我的构建脚本中,我使用过: get_property STATS.ELAPSED [get_runs synth_1] 和 get_property STATS.ELAPSED [get_runs impl_1] 问候 西蒙 以上来自于谷歌翻译 以下为原文 Hi, In my build scripts I have used: get_property STATS.ELAPSED [get_runs synth_1]and get_property STATS.ELAPSED [get_runs impl_1]Regards Simon |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1157浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
584浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
450浏览 1评论
2005浏览 0评论
729浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 00:05 , Processed in 1.615820 second(s), Total 52, Slave 45 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号