完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我做了一堆仿真工作,并且构建正常。
它有警告,但没有错误。 我的目标硬件是Kintex-7 FPGA嵌入式套件。 所以现在我想构建一个比特流。 所以我需要约束来说明哪个信号到哪个引脚。 我下载了k7-embedded-trd-rdf0283.zip,并在itk7_emb_vdemo_top.xdc中找到。 这看起来像我需要的。 在Vivado 2015.2中,我添加了一个约束集,添加了源,添加了约束,并添加了上面的xdc文件。 我在xdc文件中找到了一个合适的差分时钟对,复位和开关输入,然后修改了我的顶级设计以使用那些只有那些。 接下来我尝试了实现。 我得到了一大堆意想不到的严重警告,几乎所有警告都与xdc有关。 我没想到这一点,也不知道该怎么办。 (与* my *代码相关的唯一重要警告与FIFO和“get_property”错误有关。我认为这是因为还没有一个好的时钟输入。这应该在其他东西得到解决时解决。所以我的重点在这里 是关于与参考设计xdc相关的严重警告。) (((我不确定插件图像是如何在这个论坛上工作的。我正在插入错误和严重警告的屏幕抓取。如果你没有看到嵌入的图像,请将其作为附件查找。这表明 我得到的错误,并暗示我有关如何通过他们的问题。))) (((我不认为我可以附上k7_emb_vdemo_top.xdc,但是,因为我必须签署一份在线协议才能获得它。我不想通过在此发布它而意外违反该协议。如果需要 是的,您可以通过访问https://www.xilinx.com/products/ ... .html#documentation获取一份副本,选中“Targeted Reference Designs”来缩短列表, 然后下载UG985设计文件(部分底部):http://www.xilinx.com/member/forms/download/design-license.html?cid = 344718& filename = k7-embedded-trd-rdf0283.zip)) ) 编辑:关于实际错误,请参阅第二张图片。 到目前为止,我已经连接了所有端口。 谢谢, 赫尔穆特 以上来自于谷歌翻译 以下为原文 I did a bunch of simulation work, and that builds OK. It has warnings, but no errors. My target hardware is the Kintex-7 FPGA Embedded Kit. So now I want to build a bitstream. So I need constraints to say which signal goes to which pin. I downloaded k7-embedded-trd-rdf0283.zip and found within it k7_emb_vdemo_top.xdc. This looked like what I needed. In Vivado 2015.2, I added a constraint set, added sources, added constraints, and added the above xdc file. I found a suitable differential clock pair, reset, and switch input in the xdc file, then modified my top level design to use those and only those. Next I tried implementation. I got a whole slew of unexpected critical warnings, almost all of them associated with the xdc. I didn't expect this and don't know what to do about it. (The only critical warning relating to *my* code relates to a FIFO and a "get_property" error. I believe this is due to not yet having a good clock input. That should resolve when the other stuff is resolved. So my focus here is on the critical warnings associated with the reference design xdc.) (((I'm not sure how insert image is working on this forum. I am inserting a screen grab of the errors and critical warnings. If you don't see the image embedded, please look for it as an attachment. This shows the errors I am getting and implies my questions about how to get past them.))) (((I don't think I can attach the k7_emb_vdemo_top.xdc, however, because I had to sign an online agreement to get it in the first place. I don't want to accidentally violate that agreement by posting it here. If need be, you can get a copy yourself by visiting https://www.xilinx.com/products/ ... .html#documentation , checking "Targeted Reference Designs" to shorten the list, and then downloading UG985 design files (bottom of section) at https://www.xilinx.com/member/fo ... ded-trd-rdf0283.zip ))) EDIT: regarding the actual error, see second image. I've connected all the ports so far as I can figure. Thanks, Helmut |
|
相关推荐
2个回答
|
|
None
以上来自于谷歌翻译 以下为原文 Perhaps "nevermind". The first error was indeed the show stopper. Turns out the optimizer WAS removing all the leaf cells of my design. I had only connected INPUT pins to my top level. So I guess, with no outputs, it all got optimized away. DOH! So I added a single output. I realize this won't test my whole project, but one step at a time. While the slew of critical warnings remain, and I'll have to figure out if I care about them later, that original error did go away. Of course it was replaced by a different error relating to a clock connection error. I think I can deal with this. View solution in original post |
|
|
|
也许“没关系”。
第一个错误确实是节目塞。 结果是优化器WAS删除了我设计的所有叶子单元格。 我只将INPUT引脚连接到顶层。 所以我猜,没有输出,它都被优化了。 DOH! 所以我添加了一个输出。 我意识到这不会测试我的整个项目,而是一次一步。 虽然一大堆关键警告仍然存在,而且我将不得不弄清楚我以后是否关心它们,原始错误确实消失了。 当然,它被与时钟连接错误相关的不同错误所取代。 我想我可以解决这个问题。 以上来自于谷歌翻译 以下为原文 Perhaps "nevermind". The first error was indeed the show stopper. Turns out the optimizer WAS removing all the leaf cells of my design. I had only connected INPUT pins to my top level. So I guess, with no outputs, it all got optimized away. DOH! So I added a single output. I realize this won't test my whole project, but one step at a time. While the slew of critical warnings remain, and I'll have to figure out if I care about them later, that original error did go away. Of course it was replaced by a different error relating to a clock connection error. I think I can deal with this. |
|
|
|
只有小组成员才能发言,加入小组>>
2424 浏览 7 评论
2826 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3375 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2465 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1242浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
590浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
453浏览 1评论
2008浏览 0评论
732浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-25 17:58 , Processed in 1.445804 second(s), Total 80, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号