完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我在设计中使用KC705。 编程FPGA时,我发现命令current_hw_target的输出是 current_hw_target localhost:3121 / xilinx_tcf / Xilinx / 00001055804d01 什么是硬件目标? 在ug835中,有一个关于get_hw_target的解释。 它显示“系统板上的硬件目标与Vivado设计套件之间的连接由Xilinx硬件服务器应用程序管理”。 所以我认为硬件目标只是我在当前设计中使用的Xilinx平台电缆。 谢谢 最好的祝福 以上来自于谷歌翻译 以下为原文 Hi, I use KC705 in my design. When programming FPGA, I find the output of command current_hw_target is current_hw_target localhost:3121/xilinx_tcf/Xilinx/00001055804d01 What is the hardware target? In ug835, there is an explanation about get_hw_target. It shows 'Connections between hardware targets on the system board and the Vivado Design Suite are managed by the Xilinx hardware server application'. So can i believe that hardware target is just Xilinx Platform Cable which I use in current design. Thanks Best Regards |
|
相关推荐
4个回答
|
|
@ araongao2015硬件目标是一个系统板,包含一个或多个Xilinx器件的JTAG链,您可以使用比特流文件进行编程,或者用于调试您的设计。
系统板上的硬件目标与Vivado Design Suite之间的连接由hw_server对象管理。 平台电缆用于连接硬件目标,即电路板上的jTAG链。 参见#325 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug835-vivado-tcl-commands.pdf -Pratham ------------------------------------------------ ----------------------------------------------请注意 - 请 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K- -------------------------------------------------- ----------------------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 @araongao2015 The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the hw_server object. Platform cable is used to connect with the hardware target i.e a jTAG chain on your board. Refer #325 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug835-vivado-tcl-commands.pdf -Pratham ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ----------------------------------------------------------------------------------------------View solution in original post |
|
|
|
@ araongao2015硬件目标是一个系统板,包含一个或多个Xilinx器件的JTAG链,您可以使用比特流文件进行编程,或者用于调试您的设计。
系统板上的硬件目标与Vivado Design Suite之间的连接由hw_server对象管理。 平台电缆用于连接硬件目标,即电路板上的jTAG链。 参见#325 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug835-vivado-tcl-commands.pdf -Pratham ------------------------------------------------ ----------------------------------------------请注意 - 请 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K- -------------------------------------------------- ----------------------- 以上来自于谷歌翻译 以下为原文 @araongao2015 The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the hw_server object. Platform cable is used to connect with the hardware target i.e a jTAG chain on your board. Refer #325 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug835-vivado-tcl-commands.pdf -Pratham ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
@ araongao2015你能得到你想要的信息吗?
-Pratham ------------------------------------------------ ----------------------------------------------请注意 - 请 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K- -------------------------------------------------- ----------------------- 以上来自于谷歌翻译 以下为原文 @araongao2015 Did you get the information you were looking for? -Pratham ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2324 浏览 7 评论
2739 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2223 浏览 9 评论
3301 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2372 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
664浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
470浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
238浏览 1评论
676浏览 0评论
1870浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-10-6 09:39 , Processed in 1.502493 second(s), Total 82, Slave 66 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号