完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我刚刚将一个设计从Virtex 7移植到Kintex Ultrascale KU085部件并打开了实现的设计。
在那里,我注意到整个设计位于零件的下半部分,我后来才知道它是一个超级逻辑区域。 如何确保我添加的任何新代码最终都出现在另一个超级逻辑区域? 此外,有关于这个问题的任何文件? 以上来自于谷歌翻译 以下为原文 I just ported a design from a Virtex 7 to a Kintex Ultrascale KU085 part and opened the implemented design. There, I noticed that the entire design was located in the lower half of the part, which I later learned was a super logic region. How can I make sure that any new code I add ends up in the other super logic region? Also, is there any documentation on the subject? |
|
相关推荐
4个回答
|
|
@bdillahuntdra,
为什么要确保设计中的新代码放在其他SLR中? 这将不必要地增加导致时序违规的延迟。 请查看UG下面的第73页: http://www.xilinx.com/support/documentation/sw_manuals/ug949-vivado-design-methodology.pdf 问候, 赛义德 -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @bdillahuntdra, Why would you want to make sure that the new code in the design get placed in other SLR? This would unnecessarily add delays leading to timing violations. Please check out page number 73 in below UG: http://www.xilinx.com/support/documentation/sw_manuals/ug949-vivado-design-methodology.pdf Regards, Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
b,
这些工具会自动将您的设计划分为SLR。 这对你来说应该不用担心。 时序约束自然会导致智能分区,并且不需要锁定任何放置。 在设计完成后(逻辑),IO应该被分配,以便不会以使得最终设计不太理想的方式约束放置。 查看Steve Leibson最近关于OOC的博客,并使用之前的捕获来加速实施微小变化。 Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 b, The tools will automatically partition your design among the SLR's. This should be of no concern to you. Timing constraints naturally lead to intelligent partitions, and there should be no need to lock down any placement. IO should get assigned after the design is done (the logic) so as to not constrain the placement in ways that will make the resulting design less optimal. Look at Steve Leibson's recent blogs on OOC and using prior captures to speed up implementing small changes. Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
在某些情况下,您可能需要手动分配到SLR。如果工具找不到满足设计要求的解决方案,或者运行间重复性很重要,则可能需要手动SLR分配。
要执行手动SLR分配: 1.创建大型PBlock(区域组)。 2.将设计的部分分配给这些区域组。 要将设计的大部分分配给单个SLR: 1.创建包含单个SLR的PBlock。 2.将逻辑的关联层次结构分配给该PBlock。 虽然您可以为多个相邻的SLR组件分配逻辑,但您必须确保PBlock包含整个SLR。 希望这可以帮助。 问候 Sikta 以上来自于谷歌翻译 以下为原文 In certain conditions, you might need manual assignment to SLR. Manual SLR assignment might be necessary when the tools do not find a solution that meets design requirements, or when run-to-run repeatability is important. To perform manual SLR assignment: 1. Create large PBlocks (area groups). 2. Assign portions of the design to those area groups. To assign large sections of the design to a single SLR: 1. Create a PBlock that encompasses a single SLR. 2. Assign the associated hierarchy of the logic to that PBlock. While you can assign logic to multiple adjacent SLR components, you must ensure that the PBlock encompasses the entire SLR. Hope this helps. Regards Sikta |
|
|
|
@bdillahuntdra,
上述共享信息是否已回答您的问题? --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @bdillahuntdra, Did the above shared information answered your query? --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2429 浏览 7 评论
2831 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2298 浏览 9 评论
3378 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2468 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1377浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
596浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
461浏览 1评论
2014浏览 0评论
738浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-29 13:25 , Processed in 1.361564 second(s), Total 54, Slave 47 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号