完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我想知道如何通过特定的开关盒手动路由信号。 到目前为止,我从文档中学到的是指定信号和引脚,FPGA编辑器负责路由,但这不是真正的“手动”。 我无法指定信号,引脚和开关盒(最初不在信号的路径中)。 谢谢。 以上来自于谷歌翻译 以下为原文 Hello, I would like to know how to manually route a signal through a specific switch box. What I've learned from the documentation so far is to specify a signal and pins, and FPGA Editor takes care of the routing, but this is not really "manual". I'm not able to specify signals, pins and a switch box (which is not in the path of the signal initially). Thanks. |
|
相关推荐
3个回答
|
|
您好,手动路由允许您指定信号路由的路径。
选择要连接的网络引脚或引脚线以及要使用的布线资源(例如长线或本地线),系统将路由指定的路径。 作为手动布线的一部分,您可以在放置的组件上选择未使用的引脚,然后将这些引脚连接在一起以形成新网络,或将它们路由到现有网络。手动路由1。 单击鼠标左键选择源引脚线。 同时按下Ctrl键和鼠标左键以选择其他路由资源。您必须按照路由的顺序选择对象。 选择对象时,请考虑将连接从每个选定对象逐个路由到下一个对象。 例如,如果按A,B,C顺序选择三个对象,则表示要将A路由到B,然后将B路由到C.3。 选择工具>路径>手动路径。所选对象按指定顺序路由。谢谢,Yash 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hello, Manual routing allows you to specify the path for the signal routing. Select the net pins or pinwires to connect and the routing resources to use (such as long lines or local lines), and the system routes the specified path. As part of the manual routing, you can select unused pins on placed components and then route these pins together to form a new net, or route them to an existing net. To Route Manually 1. Click the left mouse button to select the source pin wire. 2. Press the Ctrl key and the left mouse button simultaneously to select additional routing resources. You must select objects in the order in which you want them routed. When you select the objects, consider that connections are routed one by one from each selected object to the next. For example, if you select three objects in the order A, B, C, you are indicating that you want to route A to B, then route B to C. 3. Select Tools > Route > Manual Route. The selected objects are routed in the specified order. Thanks, YashView solution in original post |
|
|
|
您好,手动路由允许您指定信号路由的路径。
选择要连接的网络引脚或引脚线以及要使用的布线资源(例如长线或本地线),系统将路由指定的路径。 作为手动布线的一部分,您可以在放置的组件上选择未使用的引脚,然后将这些引脚连接在一起以形成新网络,或将它们路由到现有网络。手动路由1。 单击鼠标左键选择源引脚线。 同时按下Ctrl键和鼠标左键以选择其他路由资源。您必须按照路由的顺序选择对象。 选择对象时,请考虑将连接从每个选定对象逐个路由到下一个对象。 例如,如果按A,B,C顺序选择三个对象,则表示要将A路由到B,然后将B路由到C.3。 选择工具>路径>手动路径。所选对象按指定顺序路由。谢谢,Yash 以上来自于谷歌翻译 以下为原文 Hello, Manual routing allows you to specify the path for the signal routing. Select the net pins or pinwires to connect and the routing resources to use (such as long lines or local lines), and the system routes the specified path. As part of the manual routing, you can select unused pins on placed components and then route these pins together to form a new net, or route them to an existing net. To Route Manually 1. Click the left mouse button to select the source pin wire. 2. Press the Ctrl key and the left mouse button simultaneously to select additional routing resources. You must select objects in the order in which you want them routed. When you select the objects, consider that connections are routed one by one from each selected object to the next. For example, if you select three objects in the order A, B, C, you are indicating that you want to route A to B, then route B to C. 3. Select Tools > Route > Manual Route. The selected objects are routed in the specified order. Thanks, Yash |
|
|
|
FPGA编辑器可用于手动修改和现有的路由设计(.ncd)。
文档在这里: HTTP://www.xilinx.com/support/documentation/sw_manuals/help/iseguide/mergedProjects/fpga_editor/fpga ... 请参阅设计流程/放置和路由关键组件 请参阅过程/添加和删除组件,网络 还有另一个很好的教程。 http://billauer.co.il/xilinx-fpga-editor-video-tutorial-guide.html 你也可以控制这些方面。 如果您知道最佳路线应该是什么样子,或者设计是否具有路线,您还可以使用定向路线约束并重复使用它们。 希望有所帮助。 问候 Sikta 以上来自于谷歌翻译 以下为原文 FPGA Editor can be used to manually modify and existing routed design (.ncd). The documentation is here: http://www.xilinx.com/support/documentation/sw_manuals/help/iseguide/mergedProjects/fpga_editor/fpga... See Design Flows/Placing and Routing Critical Components See Procedures/Adding and Deleting Components, Nets There is also another tutorial which is good. http://billauer.co.il/xilinx-fpga-editor-video-tutorial-guide.html You can definitely have control on those aspects as well. If you know how a optimal route should look like or have a design that has the route, you can also use directed routing constraints and reuse them. Hope that helps. Regards Sikta |
|
|
|
只有小组成员才能发言,加入小组>>
2380 浏览 7 评论
2797 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2262 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2428 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
756浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
545浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
366浏览 1评论
1963浏览 0评论
682浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-22 18:06 , Processed in 1.193586 second(s), Total 82, Slave 65 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号