完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
我设计了一个项目,包括picoblaze和UART以及我的设计,它是一个售票机,一个块RAM,一个将ascii转换为二进制并将数据发送到picoblaze的组件,以及一个连接picoblaze的“桥梁”组件。
自动售货机。 自动售货机是一个完整的其他项目,已在Spartan3上进行测试和实施,完美运行! 现在有了这个新项目,我希望通过UART和ascii到二进制组件从BRAM上的PC终端程序加载4种类型的票证。 分析项目并不重要。 您应该知道的是,picoblaze完成了我需要的所有控制并与桥接器,块RAM和ascii到二进制组件进行通信 无论如何,事情是,即使项目的模拟是完美的,只是我想要的方式,最终项目不在spartan3设备上工作。 我在“实施设计”程序中收到了这些警告: 路线455-“CLK Net:mult1 / errorD_not0001可能有过度偏斜,因为..........” 并在“生成编程文件”过程中: PhysDesignRules:372 - 门控时钟。 时钟网mult2 / ad_not0001由组合引脚提供。 这不是好的设计实践。 使用CE引脚控制数据加载到触发器中。 等等...... 在设计中我应该注意到这些警告消失了吗? 先谢谢你, 阿波斯托 以上来自于谷歌翻译 以下为原文 I've designed a project that includs picoblaze and UART and my design which is a ticket vending machine, a block RAM, a component that converts ascii to binary and sends data to picoblaze and a component which is a "bridge" to connect picoblaze with the vending machine. The vending machine is a whole other project which has been tested and implemented on a Spartan3 and works perfectly!! Now with this new project I wish to load the number of 4 types of tickets from a PC terminal program on the BRAM through UART and the ascii to binary component. It's not importnant to analyze the project. What you should know is that picoblaze does all the controlling I need and communicates with the bridge, the block RAM and the ascii to binary component Anyway, the thing is that even though the simulation of the project is perfect, just the way I want things to be, eventually the project is not working on the spartan3 device. I get these warnings during the "Implement Design" procedure: Route 455- "CLK Net:mult1/errorD_not0001 may have excessive skew because .........." and during the "Generate Programming FIle" procedure: PhysDesignRules:372 - Gated clock. Clock net mult2/ad_not0001 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop. etc...... What should I be aware of in the design for these warning to disappear? Thank you in advance, Apostolos |
|
相关推荐
11个回答
|
|
如果你看看ISE ......
编辑>语言模板打开编码模板的菜单树。 在模板树内, VHDL>综合结构>编码示例>触发器> D触发器> Posedge>(任何带CE的示例 - 时钟使能) 那里有很多VHDL模板,当你学习VHDL时它们会非常有用。 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 If you look in ISE... EDIT > Language Templates opens a menu tree of coding templates.Inside the templates tree, VHDL > Synthesis Constructs > Coding Examples > Flip Flops > D Flip Flop > Posedge > (any example with CE - Clock Enable)There are lots of VHDL templates in there, and they can be very helpful as you're learning VHDL. - Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.View solution in original post |
|
|
|
好的,'fess up ...你使用的是门控时钟吗?
如果你是,你必须告诉我们...... - 鲍勃 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 OK, 'fess up... are you using gated clocks? If you are, you have to tell us... - Bob SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
阿波斯托,
你有没有进行过路线后模拟(或仅仅是行为模拟)? 您是否正确约束了您的时钟和数据输入/输出(使用周期和OFFSET IN / OUT约束)? 路线455-“CLK Net:mult1 / errorD_not0001可能有过度偏斜,因为..........” 这个警告的其余部分可能非常有趣。 你为什么省略它? PhysDesignRules:372 - 门控时钟。 时钟网mult2 / ad_not0001由组合引脚提供。 这不是好的设计实践。 使用CE引脚控制数据加载到触发器中。 您使用数据信号作为进程的时钟。 不要这样做,这会伤害你的时间并吃掉你的时钟资源。 改为使用时钟使能信号; 喜欢这个: assign enable = counter == 5; 永远@(posedge clk) 开始 // ... if(启用) [R 而不是这个: 总是@(posedge启用) [R 每次你做后者,上帝杀了一只小猫 阿德里安。 请在询问之前先查询您的问题。如果有人回答您的问题,请在“接受为解决方案”标记该帖子。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的星)。 以上来自于谷歌翻译 以下为原文 Apostolos, have you performed a post-route simulation (or merely behavioral simulations)? Have you properly constrained your clocks and data in-/OUTputs (using period and OFFSET IN/OUT constraints)? Route 455- "CLK Net:mult1/errorD_not0001 may have excessive skew because .........." The rest of this warning might be pretty interesting. Why did you omit it? PhysDesignRules:372 - Gated clock. Clock net mult2/ad_not0001 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin tocontrol the loading of data into the flip-flop.You used a data signal as clock for a process. Don't do that, it'll hurt your timing and eat your clock resources. Use a clock enable signal instead; like this: assign enable = counter == 5;always @(posedge clk)begin // ... if (enable) r <= a; // ...end instead of this: always @(posedge enable) r <= a; Everytime you do the latter, God kills a kitten Adrian. Please google your question before asking it. If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left). |
|
|
|
阿德里安,
我比你更喜欢你的反应,但是......你知道Apostolos正在使用HDL而不是原理图吗? 你认为本周有多少只小猫? 哪些动物必须牺牲使用异步重置,编写没有注释的代码,以及创建超过256个状态的状态机? - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 Adrian, I like your response better than mine, but... do you know that Apostolos is using HDL rather than schematics? How many kittens do you think you've saved this week? And which animals must be sacrificed for using asynchronous resets, for writing code without comments, and creating state machines with more than 256 states? -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
您是否可以使用VHDL示例轻松回答?
以上来自于谷歌翻译 以下为原文 Whould it be easy for you to answer back using a VHDL example? |
|
|
|
路由:455 - CLK Net:mult1 / errorD_not0001可能有过多的偏斜,因为0 CLK引脚和1个NON_CLK引脚无法使用CLK模板进行路由。
我只进行过行为模拟。 到目前为止,我所做的其他一切都有效,只有通过检查行为模拟。 对不起,我是该领域的新手。 我是一名研究生,这是我第一次使用PicoBlaze(通常是IP核)设计。 我想我可能会收到所有这些警告,因为我没有完全按手册显示的方式设计。 我有很多I / O,所以我使用二进制编码,而不是“一个热门”。 我希望没问题。 我使用了两个多路复用器(或者大多数你会说解码器),一个用于我的所有输入和一个输出,另一个用于写入和读取blobk RAM。 在某些地方,我使用了D Flip Flops,直到我得到了正确的行为模拟。 RAM的多路复用器位于第一个多路复用器之后,以减少RAM读取延迟。 以上来自于谷歌翻译 以下为原文 Route:455 - CLK Net:mult1/errorD_not0001 may have excessive skew because 0 CLK pins and 1 NON_CLK pins failed to route using a CLK template. I've only run behavioral simulations. Everything else I have done so far has worked, only by checking behavioral simulations. I am sorry, I am new to the field. I am a postgraduate student and it's the first time I design using PicoBlaze ( generally an IP core). I think I might be having all these warnings, because I haven't exactly designed the way the manual shows me. I have many I/O's so I use binary encoding, not "one hot". I hope that's no problem. I've used two multiplexers (or mostly you would say decoders) , one for all my inputs and one output and another for the writing and reading of the blobk RAM. In some spots I've used D Flip Flops, until I got the right behavioral simulation. The multiplexer for the RAM comes after the first multiplexer in order to decrease RAM reading latency. |
|
|
|
你认为本周有多少只小猫?
是的,我觉得自己像一个活着的DRC :-D 哪些动物必须牺牲使用异步重置,编写没有注释的代码,以及创建超过256个状态的状态机? 嗯,有足够的选择: http://justcreativedesign.com/wp-content/uploads/2008/08/sheep2.jpg http://cathyscustomcreations.com/images/baby_chipmunk_up_close_photo.jpg http://farm4.static.flickr.com/3015/2342781829_bc0f1ee7bb.jpg http://www.glogster.com/media/2/2/49/22/2492210.jpg http://www.hemmy.net/images/animals/cuteanimal02.jpg http://www.fun-laugh.com/Pic/Cute%20Animals/Cute-animals001.jpg http://desicolours.com/wp-content/uploads/2008/07/cute-baby-animals12.jpg 玩的开心! 阿德里安 请在询问之前先查询您的问题。如果有人回答您的问题,请在“接受为解决方案”标记该帖子。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的星)。 以上来自于谷歌翻译 以下为原文 How many kittens do you think you've saved this week? Yeah, I feel like a living DRC :-D And which animals must be sacrificed for using asynchronous resets, for writing code without comments, and creating state machines with more than 256 states? Well, there are enough to choose from:
Adrian Please google your question before asking it. If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left). |
|
|
|
如果你看看ISE ......
编辑>语言模板打开编码模板的菜单树。 在模板树内, VHDL>综合结构>编码示例>触发器> D触发器> Posedge>(任何带CE的示例 - 时钟使能) 那里有很多VHDL模板,当你学习VHDL时它们会非常有用。 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 If you look in ISE... EDIT > Language Templates opens a menu tree of coding templates.Inside the templates tree, VHDL > Synthesis Constructs > Coding Examples > Flip Flops > D Flip Flop > Posedge > (any example with CE - Clock Enable)There are lots of VHDL templates in there, and they can be very helpful as you're learning VHDL. - Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
好吧,有足够的选择
http://justcreativedesign.com/wp-content/uploads/2008/08/sheep2.jpg http://cathyscustomcreations.com/images/baby_chipmunk_up_close_photo.jpg http://farm4.static.flickr.com/3015/2342781829_bc0f1ee7bb.jpg http://www.glogster.com/media/2/2/49/22/2492210.jpg http://www.hemmy.net/images/animals/cuteanimal02.jpg http://www.fun-laugh.com/Pic/Cute%20Animals/Cute-animals001.jpg http://desicolours.com/wp-content/uploads/2008/07/cute-baby-animals12.jpg 至少小熊猫和小海豹是安全的 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 Well, there are enough to choose fromAt least the baby pandas and baby seals are safe - Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
None
以上来自于谷歌翻译 以下为原文 Just google it: http://www.google.com/search?hl=en&q=vhdl%20clock%20enable&btnG=Google+Search At least the baby pandas and baby seals are safe!They were, before I had them for breakfast. Adrian Please google your question before asking it. If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left). |
|
|
|
你所在地的情况可能会有所不同,但是 - 在我有限的经验中 - 在这些地区(英国),博士不太可能让你在工业设计岗位面试,而不是一个好的第一学位和同一时期的工业
经验 - 除非它明显与您要去的特定职位相关。 考虑到大多数博士学位,这可能是一个小小的利基。 这里(德国)大致相同,至少从我听到的情况来看。 你是对的,如果你这样做是为了获得更多的工作机会或更高的工资,这是浪费时间。 但是,如果你打算在R&amp; D工作,这应该是有利的,如果你正在学习职业(如我:smileyhappy :),这是必须的。 警告:以下是纯粹的猜想: 但即使你想在这个行业工作,作为研究生在学术界工作也可能会扩大你对新的/不同的,非传统的概念的视野。 我注意到“业内人士”对于他们不熟悉的方法有些不情愿。 当然,他们会不时采用“新”(我不能引用这个词)技术(比如C => C ++,或者Java / JVM => C#/ .NET),但回避那些需要的概念 他们学习不熟悉的技巧。 让火焰战开始吧! 阿德里安 请在询问之前先查询您的问题。如果有人回答您的问题,请在“接受为解决方案”标记该帖子。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的星)。 以上来自于谷歌翻译 以下为原文 Things may be different in your locality, but - in my albeit limited experience - in these parts (UK) a PhD is less likely to get you a job interview for a design post in industry than a good first degree and the same period of industrial experience - unless it is obviously relevant to the particular post you are going for. That's likely to be a small niche, given most PhD topics. It's about the same here (Germany), at least from what I heard. And you're right, it is a waste of time if you do it to get more job offers or higher salaries. However, it should be advantageous if you intend to work in R&D, and it is obligatory if you're heading for a career in academics (like me :smileyhappy:). Warning: what follows is pure conjecture: But even if you want to work in the industry, working in academia as a postgraduate might broaden your horizon for new/different, unconventional concepts. I've noticed a kind of reluctance from "industry guys" regarding approaches which are new to them. Sure, they will from time to time adopt "new" (I can't quote this word enough) technologies (like C => C++, or Java/JVM => C#/.NET), but shy away from concepts which would require them to learn unfamiliar techniques. Let the flamewars begin! Adrian Please google your question before asking it. If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left). |
|
|
|
只有小组成员才能发言,加入小组>>
2383 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2263 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2430 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
756浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
545浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
366浏览 1评论
1963浏览 0评论
682浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-23 08:12 , Processed in 1.242292 second(s), Total 68, Slave 62 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号