完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
您好!目前我们在自己做的AM1808板子上,学习UBL烧写时遇到些问题,特在此请教?
参考1020489B_CCSv4-2-4_with_SOM-M1_BSL_WS.zip代码,使用仿真器仿真DDR(使用MT47H64M16HR内存芯片),串口,nand flash,spi flash都通过;然后在ti官网下载OMAP-L138_FlashAndBootUtils_2_40,修改OMAP-L138Commonsrcdevice.c, 串口改DEVICE_UART_PERIPHNUM为0,然后编译生成sft_OMAP-L138.exe,在windows下执行:sft_OMAP-L138.exe -erase -targetType AM1808 -flashType NAND, 然后一直停留在:Waiting for SFT on the OMAP-L138... ,再也不能进行下去。 现在情况有些紧急,希望能尽快帮我解决,谢谢! |
|
相关推荐
8个回答
|
|
你好,
除了uart口外, 根据你的板子看一下其他配置是否需要修改. http://processors.wiki.ti.com/index.php/Serial_Boot_and_Flash_Loading_Utility_for_OMAP-L138#Modifications_for_Custom_Boards |
|
|
|
vuywsdfwf 发表于 2018-6-21 14:15 谢谢!已经烧写进去,可以从NAND启动了,但在启动boot的时候停留在,其终端打印如下: AM1808 initialization passed! Booting TI User Boot Loader UBL Version: 1.65 UBL Flashtype: NAND Starting NAND Copy... Valid magicnum, 0x55424CBB, found in block 0x00000006. DONE Jumping to entry point at 0xC1080000. 然后一直停留在这儿,我现在正在尝试改串口到UART0,不知道还会遇到什么问题,希望给点思路? |
|
|
|
sdfsgsd 发表于 2018-6-21 14:33 可能是DDR2的配置问题, 请试试下载下面wiki网站上的spreadsheet进行配置. http://processors.wiki.ti.com/index.php/Programming_mDDR/DDR2_EMIF_on_OMAP-L1x/C674x |
|
|
|
vuywsdfwf 发表于 2018-6-21 14:45 DDR2已经在UBL中设置过,u-boot还是在用之前的设置吧? u-boot似乎没有编译DDR2的设置部分(lowlevel_init.S),因为在da850evm.h中已经定义过宏:CONFIG_SKIP_LOWLEVEL_INIT,我把da850evm.c贴出来,请帮我分析一下?谢谢! /* * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/ * * Based on da830evm.c. Original Copyrights follow: * * Copyright (C) 2009 Nick Thompson, GE Fanuc, Ltd. * Copyright (C) 2007 Sergey Kubushyn * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */ #include #include #include #include #include #include #include #include #include #include #include #include "../common/misc.h" #include "common.h" #ifdef CONFIG_DAVINCI_MMC #include #include #endif DECLARE_GLOBAL_DATA_PTR; #define pinmux(x) (&davinci_syscfg_regs->pinmux[x]) /* SPI0 pin muxer settings */ static const struct pinmux_config spi1_pins[] = [ [ pinmux(5), 1, 1 ], [ pinmux(5), 1, 2 ], [ pinmux(5), 1, 4 ], [ pinmux(5), 1, 5 ] ]; #ifdef CONFIG_DAVINCI_MMC /* MMC0 pin muxer settings */ const struct pinmux_config mmc0_pins[] = [ /* GP0[11] is required for SD to work on Rev 3 EVMs */ /*[ pinmux(0), 8, 4 ], *//* GP0[11] */ [ pinmux(10), 2, 0 ], /* MMCSD0_CLK */ [ pinmux(10), 2, 1 ], /* MMCSD0_CMD */ [ pinmux(10), 2, 2 ], /* MMCSD0_DAT_0 */ [ pinmux(10), 2, 3 ], /* MMCSD0_DAT_1 */ [ pinmux(10), 2, 4 ], /* MMCSD0_DAT_2 */ [ pinmux(10), 2, 5 ], /* MMCSD0_DAT_3 */ /* DA850 supports only 4-bit mode, remaining pins are not configured */ ]; #endif /* UART pin muxer settings */ static const struct pinmux_config uart_pins[] = [ [ pinmux(0), 4, 4 ], [ pinmux(0), 4, 5 ], [ pinmux(4), 2, 6 ], [ pinmux(4), 2, 7 ] ]; #ifdef CONFIG_DRIVER_TI_EMAC static const struct pinmux_config emac_pins[] = [ /* [ pinmux(2), 8, 1 ], [ pinmux(2), 8, 2 ], [ pinmux(2), 8, 3 ], [ pinmux(2), 8, 4 ], [ pinmux(2), 8, 5 ], [ pinmux(2), 8, 6 ], [ pinmux(2), 8, 7 ], [ pinmux(3), 8, 0 ], [ pinmux(3), 8, 1 ], [ pinmux(3), 8, 2 ], [ pinmux(3), 8, 3 ], [ pinmux(3), 8, 4 ], [ pinmux(3), 8, 5 ], [ pinmux(3), 8, 6 ], [ pinmux(3), 8, 7 ], [ pinmux(4), 8, 0 ], [ pinmux(4), 8, 1 ]*/ /*[ pinmux(2), 8, 1 ], [ pinmux(2), 8, 2 ], [ pinmux(2), 8, 3 ], [ pinmux(2), 8, 4 ], [ pinmux(2), 8, 5 ], [ pinmux(2), 8, 6 ], [ pinmux(2), 8, 7 ], [ pinmux(3), 8, 0 ], [ pinmux(3), 8, 1 ], [ pinmux(3), 8, 2 ], [ pinmux(3), 8, 3 ], [ pinmux(3), 8, 4 ], [ pinmux(3), 8, 5 ], [ pinmux(3), 8, 6 ], [ pinmux(3), 8, 7 ],*/ [ pinmux(4), 8, 1 ],/*MDIO_D*/ [ pinmux(4), 8, 0 ],/*MDIO_CLK*/ [ pinmux(12), 8, 1 ],/*GP5[6]*/ [ pinmux(14), 8, 2 ],/*RMII_TXD[1]*/ [ pinmux(14), 8, 3 ],/*RMII_TXD[0]*/ [ pinmux(14), 8, 4 ],/*RMII_TXEN*/ [ pinmux(14), 8, 5 ],/*RMII_RXD[1]*/ [ pinmux(14), 8, 6 ],/*RMII_RXD[0]*/ [ pinmux(14), 8, 7 ],/*RMII_RXER*/ [ pinmux(15), 8, 1 ]/*RMII_CRS_DV*/ ]; #endif /* CONFIG_DRIVER_TI_EMAC */ /* I2C pin muxer settings */ static const struct pinmux_config i2c_pins[] = [ [ pinmux(4), 2, 2 ], [ pinmux(4), 2, 3 ] ]; #ifdef CONFIG_NAND_DAVINCI const struct pinmux_config nand_pins[] = [ /* [ pinmux(7), 1, 1 ], [ pinmux(7), 1, 2 ], [ pinmux(7), 1, 4 ], [ pinmux(7), 1, 5 ], [ pinmux(9), 1, 0 ], [ pinmux(9), 1, 1 ], [ pinmux(9), 1, 2 ], [ pinmux(9), 1, 3 ], [ pinmux(9), 1, 4 ], [ pinmux(9), 1, 5 ], [ pinmux(9), 1, 6 ], [ pinmux(9), 1, 7 ], [ pinmux(12), 1, 5 ], [ pinmux(12), 1, 6 ]*/ /*[ pinmux(7), 1, 2 ],*/ [ pinmux(7), 1, 1 ],/*EMA_CS[3]*/ [ pinmux(7), 1, 4 ],/*EMA_WE*/ [ pinmux(7), 1, 5 ],/*EMA_OE*/ [ pinmux(7), 1, 7 ],/*EMA_WAIT[0]*/ [ pinmux(9), 1, 0 ],/*EMA_D[7]*/ [ pinmux(9), 1, 1 ],/*EMA_D[6]*/ [ pinmux(9), 1, 2 ],/*EMA_D[5]*/ [ pinmux(9), 1, 3 ],/*EMA_D[4]*/ [ pinmux(9), 1, 4 ],/*EMA_D[3]*/ [ pinmux(9), 1, 5 ],/*EMA_D[2]*/ [ pinmux(9), 1, 6 ],/*EMA_D[1]*/ [ pinmux(9), 1, 7 ],/*EMA_D[0]*/ [ pinmux(12), 1, 5 ],/*EMA_A[2]*/ [ pinmux(12), 1, 6 ]];/*EMA_A[1]*/ #elif defined (CONFIG_SYS_USE_NOR) const struct pinmux_config nor_pins[] = [ /* GP0[11] is required for SD to work on Rev 3 EVMs */ /*//[ pinmux(0), 8, 4 ],*/ /* GP0[11] */ [ pinmux(5), 1, 6 ], [ pinmux(6), 1, 6 ], [ pinmux(7), 1, 0 ], [ pinmux(7), 1, 4 ], [ pinmux(7), 1, 5 ], [ pinmux(8), 1, 0 ], [ pinmux(8), 1, 1 ], [ pinmux(8), 1, 2 ], [ pinmux(8), 1, 3 ], [ pinmux(8), 1, 4 ], [ pinmux(8), 1, 5 ], [ pinmux(8), 1, 6 ], [ pinmux(8), 1, 7 ], [ pinmux(9), 1, 0 ], [ pinmux(9), 1, 1 ], [ pinmux(9), 1, 2 ], [ pinmux(9), 1, 3 ], [ pinmux(9), 1, 4 ], [ pinmux(9), 1, 5 ], [ pinmux(9), 1, 6 ], [ pinmux(9), 1, 7 ], [ pinmux(10), 1, 0 ], [ pinmux(10), 1, 1 ], [ pinmux(10), 1, 2 ], [ pinmux(10), 1, 3 ], [ pinmux(10), 1, 4 ], [ pinmux(10), 1, 5 ], [ pinmux(10), 1, 6 ], [ pinmux(10), 1, 7 ], [ pinmux(11), 1, 0 ], [ pinmux(11), 1, 1 ], [ pinmux(11), 1, 2 ], [ pinmux(11), 1, 3 ], [ pinmux(11), 1, 4 ], [ pinmux(11), 1, 5 ], [ pinmux(11), 1, 6 ], [ pinmux(11), 1, 7 ], [ pinmux(12), 1, 0 ], [ pinmux(12), 1, 1 ], [ pinmux(12), 1, 2 ], [ pinmux(12), 1, 3 ], [ pinmux(12), 1, 4 ], [ pinmux(12), 1, 5 ], [ pinmux(12), 1, 6 ], [ pinmux(12), 1, 7 ] ]; #endif #ifdef CONFIG_DRIVER_TI_EMAC_USE_RMII #define HAS_RMII 1 #else #define HAS_RMII 0 #endif static const struct pinmux_resource pinmuxes[] = [ #ifdef CONFIG_SPI_FLASH PINMUX_ITEM(spi1_pins), #endif PINMUX_ITEM(uart_pins), PINMUX_ITEM(i2c_pins), #ifdef CONFIG_NAND_DAVINCI PINMUX_ITEM(nand_pins), #elif defined(CONFIG_USE_NOR) PINMUX_ITEM(nor_pins), #endif ]; static const struct lpsc_resource lpsc[] = [ [ DAVINCI_LPSC_AEMIF ], /* NAND, NOR */ [ DAVINCI_LPSC_SPI1 ], /* Serial Flash */ [ DAVINCI_LPSC_EMAC ], /* image download */ [ DAVINCI_LPSC_UART1 ], /* console *//* modified for UART1 */ [ DAVINCI_LPSC_GPIO ], #ifdef CONFIG_DAVINCI_MMC [ DAVINCI_LPSC_MMC_SD ], #endif ]; #ifndef CONFIG_DA850_EVM_MAX_CPU_CLK #define CONFIG_DA850_EVM_MAX_CPU_CLK 300000000 #endif u32 get_board_type(void) [ if (i2c_probe(0x50) == 0) return 1; else return 0; ] /* * get_board_rev() - setup to pass kernel board revision information * Returns: * bit[0-3] Maximum cpu clock rate supported by onboard SoC * 0000b - 300 MHz * 0001b - 372 MHz * 0010b - 408 MHz * 0011b - 456 MHz */ u32 get_board_rev(void) [ char *s; u32 maxcpuclk = CONFIG_DA850_EVM_MAX_CPU_CLK; u32 rev = 0; u32 btype; s = getenv("maxcpuclk"); if (s) maxcpuclk = simple_strtoul(s, NULL, 10); if (maxcpuclk >= 456000000) rev = 3; else if (maxcpuclk >= 408000000) rev = 2; else if (maxcpuclk >= 372000000) rev = 1; btype = get_board_type(); if (btype == 1) rev |= 0x100; return rev; ] int board_init(void) [ unsigned int temp; #ifndef CONFIG_USE_IRQ irq_init(); #endif #ifdef CONFIG_NAND_DAVINCI /* * NAND CS setup - cycle counts based on da850evm NAND timings in the * Linux kernel @ 25MHz EMIFA */ writel((DAVINCI_ABCR_WSETUP(0) | DAVINCI_ABCR_WSTROBE(0) | DAVINCI_ABCR_WHOLD(0) | DAVINCI_ABCR_RSETUP(0) | DAVINCI_ABCR_RSTROBE(1) | DAVINCI_ABCR_RHOLD(0) | DAVINCI_ABCR_TA(0) | DAVINCI_ABCR_ASIZE_8BIT), &davinci_emif_regs->ab2cr); /* CS3 */ #endif /* arch number of the board */ gd->bd->bi_arch_number = MACH_TYPE_DAVINCI_DA850_EVM; /* address of boot parameters */ gd->bd->bi_boot_params = LINUX_BOOT_PARAM_ADDR; /* * Power on required peripherals * ARM does not have access by default to PSC0 and PSC1 * assuming here that the DSP bootloader has set the IOPU * such that PSC access is available to ARM */ if (da8xx_configure_lpsc_items(lpsc, ARRAY_SIZE(lpsc))) return 1; /* setup the SUSPSRC for ARM to control emulation suspend */ /*// writel(readl(&davinci_syscfg_regs->suspsrc) & ~(DAVINCI_SYSCFG_SUSPSRC_EMAC | DAVINCI_SYSCFG_SUSPSRC_I2C | DAVINCI_SYSCFG_SUSPSRC_SPI1 | DAVINCI_SYSCFG_SUSPSRC_TIMER0 | DAVINCI_SYSCFG_SUSPSRC_UART2), &davinci_syscfg_regs->suspsrc); */ writel(readl(&davinci_syscfg_regs->suspsrc) & ~(DAVINCI_SYSCFG_SUSPSRC_EMAC | DAVINCI_SYSCFG_SUSPSRC_I2C | DAVINCI_SYSCFG_SUSPSRC_SPI1 | DAVINCI_SYSCFG_SUSPSRC_TIMER0 | DAVINCI_SYSCFG_SUSPSRC_UART2), &davinci_syscfg_regs->suspsrc); /* configure pinmux settings */ if (davinci_configure_pin_mux_items(pinmuxes, ARRAY_SIZE(pinmuxes))) return 1; #ifdef CONFIG_SYS_USE_NOR /* Set the GPIO direction as output */ temp = REG(GPIO_BANK0_REG_DIR_ADDR); temp &= ~(0x01 << 11); REG(GPIO_BANK0_REG_DIR_ADDR) = temp; /* Set the output as low */ temp = REG(GPIO_BANK0_REG_SET_ADDR); temp |= (0x01 << 11); REG(GPIO_BANK0_REG_CLR_ADDR) = temp; #endif #ifdef CONFIG_DAVINCI_MMC if (davinci_configure_pin_mux(mmc0_pins, ARRAY_SIZE(mmc0_pins)) != 0) return 1; /* Set the GPIO direction as output */ temp = REG(GPIO_BANK0_REG_DIR_ADDR); temp &= ~(0x01 << 11); REG(GPIO_BANK0_REG_DIR_ADDR) = temp; /* Set the output as high */ temp = REG(GPIO_BANK0_REG_SET_ADDR); temp |= (0x01 << 11); REG(GPIO_BANK0_REG_SET_ADDR) = temp; #endif #ifdef CONFIG_DRIVER_TI_EMAC if (davinci_configure_pin_mux(emac_pins, ARRAY_SIZE(emac_pins)) != 0) return 1; da850_emac_mii_mode_sel(HAS_RMII); #endif /* CONFIG_DRIVER_TI_EMAC */ /* enable the console UART */ /* writel((DAVINCI_UART_PWREMU_MGMT_FREE | DAVINCI_UART_PWREMU_MGMT_URRST | DAVINCI_UART_PWREMU_MGMT_UTRST), &davinci_uart2_ctrl_regs->pwremu_mgmt); */ writel((DAVINCI_UART_PWREMU_MGMT_FREE | DAVINCI_UART_PWREMU_MGMT_URRST | DAVINCI_UART_PWREMU_MGMT_UTRST), &davinci_uart1_ctrl_regs->pwremu_mgmt); return 0; ] #ifdef CONFIG_DRIVER_TI_EMAC /* * Initializes on-board ethernet controllers. */ int board_eth_init(bd_t *bis) [ if (!davinci_emac_initialize()) [ printf("Error: Ethernet init failed!n"); return -1; ] return 0; ] #endif /* CONFIG_DRIVER_TI_EMAC */ #define CFG_MAC_ADDR_SPI_BUS 0 #define CFG_MAC_ADDR_SPI_CS 0 #define CFG_MAC_ADDR_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED #define CFG_MAC_ADDR_SPI_MODE SPI_MODE_3 #define CFG_MAC_ADDR_OFFSET (flash->size - SZ_64K) static int get_mac_addr(u8 *addr) [ int ret; struct spi_flash *flash; flash = spi_flash_probe(CFG_MAC_ADDR_SPI_BUS, CFG_MAC_ADDR_SPI_CS, CFG_MAC_ADDR_SPI_MAX_HZ, CFG_MAC_ADDR_SPI_MODE); if (!flash) [ printf(" Error - unable to probe SPI flash.n"); goto err_probe; ] ret = spi_flash_read(flash, CFG_MAC_ADDR_OFFSET, 6, addr); if (ret) [ printf("Error - unable to read MAC address from SPI flash.n"); goto err_read; ] err_read: /* cannot call free currently since the free function calls free() for * spi_flash structure though it is not directly allocated through * malloc() */ /* spi_flash_free(flash); */ err_probe: return ret; ] void dsp_lpsc_on(unsigned domain, unsigned int id) [ dv_reg_p mdstat, mdctl, ptstat, ptcmd; struct davinci_psc_regs *psc_regs; psc_regs = davinci_psc0_regs; mdstat = &psc_regs->psc0.mdstat[id]; mdctl = &psc_regs->psc0.mdctl[id]; ptstat = &psc_regs->ptstat; ptcmd = &psc_regs->ptcmd; while (*ptstat & (0x1 << domain)) ; if ((*mdstat & 0x1f) == 0x03) return; /* Already on and enabled */ *mdctl |= 0x03; *ptcmd = 0x1 << domain; while (*ptstat & (0x1 << domain)) ; while ((*mdstat & 0x1f) != 0x03) ; /* Probably an overkill... */ ] static void dspwake(void) [ unsigned *resetvect = (unsigned *)DAVINCI_L3CBARAM_BASE; /* if the device is ARM only, return */ if ((REG(CHIP_REV_ID_REG) & 0x3f) == 0x10) return; if (!strcmp(getenv("dspwake"), "no")) return; *resetvect++ = 0x1E000; /* DSP Idle */ /* clear out the next 10 words as NOP */ memset(resetvect, 0, sizeof(unsigned) * 10); /* setup the DSP reset vector */ REG(HOST1CFG) = DAVINCI_L3CBARAM_BASE; dsp_lpsc_on(1, DAVINCI_LPSC_GEM); REG(PSC0_MDCTL + (15 * 4)) |= 0x100; ] #ifdef CONFIG_DRIVER_TI_EMAC_USE_RMII /** * rmii_hw_init * * DA850/OMAP-L138 EVM can interface to a daughter card for * additional features. This card has an I2C GPIO Expander TCA6416 * to select the required functions like camera, RMII Ethernet, * character LCD, video. * * Initialization of the expander involves configuring the * polarity and direction of the ports. P07-P05 are used here. * These ports are connected to a Mux chip which enables only one * functionality at a time. * * For RMII phy to respond, the MII MDIO clock has to be disabled * since both the PHY devices have address as zero. The MII MDIO * clock is controlled via GPIO2[6]. * * This code is valid for Beta version of the hardware */ int rmii_hw_init(void) [ const struct pinmux_config gpio_pins[] = [ [ pinmux(6), 8, 1 ] ]; u_int8_t buf[2]; unsigned int temp; int ret; /* PinMux for GPIO */ if (davinci_configure_pin_mux(gpio_pins, ARRAY_SIZE(gpio_pins)) != 0) return 1; /* I2C Exapnder configuration */ /* Set polarity to non-inverted */ buf[0] = 0x0; buf[1] = 0x0; ret = i2c_write(CONFIG_SYS_I2C_EXPANDER_ADDR, 4, 1, buf, 2); if (ret) [ printf("nExpander @ 0x%02x write FAILED!!!n", CONFIG_SYS_I2C_EXPANDER_ADDR); return ret; ] /* Configure P07-P05 as outputs */ buf[0] = 0x1f; buf[1] = 0xff; ret = i2c_write(CONFIG_SYS_I2C_EXPANDER_ADDR, 6, 1, buf, 2); if (ret) [ printf("nExpander @ 0x%02x write FAILED!!!n", CONFIG_SYS_I2C_EXPANDER_ADDR); ] /* For Ethernet RMII selection * P07(SelA)=0 * P06(SelB)=1 * P05(SelC)=1 */ if (i2c_read(CONFIG_SYS_I2C_EXPANDER_ADDR, 2, 1, buf, 1)) [ printf("nExpander @ 0x%02x read FAILED!!!n", CONFIG_SYS_I2C_EXPANDER_ADDR); ] buf[0] &= 0x1f; buf[0] |= (0 << 7) | (1 << 6) | (1 << 5); if (i2c_write(CONFIG_SYS_I2C_EXPANDER_ADDR, 2, 1, buf, 1)) [ printf("nExpander @ 0x%02x write FAILED!!!n", CONFIG_SYS_I2C_EXPANDER_ADDR); ] /* Set the output as high */ temp = REG(GPIO_BANK2_REG_SET_ADDR); temp |= (0x01 << 6); REG(GPIO_BANK2_REG_SET_ADDR) = temp; /* Set the GPIO direction as output */ temp = REG(GPIO_BANK2_REG_DIR_ADDR); temp &= ~(0x01 << 6); REG(GPIO_BANK2_REG_DIR_ADDR) = temp; return 0; ] #endif /* CONFIG_DRIVER_TI_EMAC_USE_RMII */ int misc_init_r(void) [ uint8_t tmp[20], addr[10]; printf("ARM Clock : %d Hzn", clk_get(DAVINCI_ARM_CLKID)); printf("DDR Clock : %d Hzn", clk_get(DAVINCI_DDR_CLKID)/2); if (getenv("ethaddr") == NULL) [ /* Read Ethernet MAC address from EEPROM */ if (dvevm_read_mac_address(addr)) [ /* Set Ethernet MAC address from EEPROM */ davinci_sync_env_enetaddr(addr); ] else [ get_mac_addr(addr); ] if (is_multicast_ether_addr(addr) || is_zero_ether_addr(addr)) [ printf("Invalid MAC address read.n"); return -EINVAL; ] sprintf((char *)tmp, "%02x:%02x:%02x:%02x:%02x:%02x", addr[0], addr[1], addr[2], addr[3], addr[4], addr[5]); setenv("ethaddr", (char *)tmp); ] #ifdef CONFIG_DRIVER_TI_EMAC_USE_RMII /* Select RMII fucntion through the expander */ if (rmii_hw_init()) printf("RMII hardware init failed!!!n"); #endif dspwake(); return 0; ] #ifdef CONFIG_DAVINCI_MMC static struct davinci_mmc mmc_sd0 = [ .reg_base = (struct davinci_mmc_regs *)DAVINCI_MMC_SD0_BASE, .host_caps = MMC_MODE_4BIT, /* DA850 supports only 4-bit SD/MMC */ .voltages = MMC_VDD_32_33 | MMC_VDD_33_34, .version = MMC_CTLR_VERSION_2, ]; int board_mmc_init(bd_t *bis) [ mmc_sd0.input_clk = clk_get(DAVINCI_MMCSD_CLKID); /* Add slot-0 to mmc subsystem */ return davinci_mmc_init(bis, &mmc_sd0); ] #endif |
|
|
|
sdfsgsd 发表于 2018-6-21 15:01 UBL与UBoot是同一个SDK里带的这个串口烧写工具与PSP吗? UBL, UBoot需要配套
|
|
|
|
我用的同一版本的SDK,来源:http://downloads.ti.com/sitara_linux/esd/AM180xSDK/latest/index_FDS.html UBL是:ti-sdk-am180x-evm-06.00.00.00-Linux-x86-Install,安装后的文件夹:host-toolsflash_utilsOMAP-L138_FlashAndBootUtils_2_31 u-boot是:am180x-evm-sdk-src-06.00.00.00.tar.gz,解压后为board-supportlinux-2.6.37-psp03.21.00.04.sdk |
|
|
|
sdfsgsd 发表于 2018-6-21 15:26 写错了,u-boot刚才写成kernel了,应该是:board-supportu-boot-2010.12-psp03.21.00.04.sdk |
|
|
|
sdfsgsd 发表于 2018-6-21 15:32 谢谢,问题已解决了,是我的串口参数没有设置正确 |
|
|
|
只有小组成员才能发言,加入小组>>
MSP430F249TPMR出现高温存储后失效了的情况,怎么解决?
404 浏览 0 评论
对于多级放大电路板,在PCB布局中,电源摆放的位置应该注意什么?
930 浏览 1 评论
537 浏览 0 评论
普中科技F28335开发板每次上电复位后数码管都会显示,如何熄灭它?
413 浏览 1 评论
969 浏览 0 评论
63浏览 3评论
CC3100BOOST使用CC3200lunchXL进行烧录
912浏览 2评论
156浏览 2评论
197浏览 2评论
175浏览 2评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-9-29 07:02 , Processed in 0.833728 second(s), Total 93, Slave 76 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号