添加Chipscope会导致错误

你好@ meessen
你用ILA探测时钟网了吗？
2.减少ILA探测器的数量，并尝试在设计上运行opt_design
3.共享完整的日志文件，这可能有助于调试问题。
谢谢，
维奈
--------------------------------------------------
------------------------------------------您是否尝试在Google中输入问题？
？
如果没有，你应该在发布之前。
此外，MARK这是一个答案，以防它有助于解决您的查询/问题。给予帮助您找到解决方案的帖子。



以下为原文

Hi @meessen
 
1. Did you probe the clock net using ILA?
2. Reduce number of ILA probes and try running opt_design on the design
3. Share the complete log file which may help in debugging the issue.
 
Thanks,
Vinay
--------------------------------------------------------------------------------------------
Have you tried typing your question in Google? If not you should before posting. Also, MARK this is as an answer in case it helped resolve your query/issue.Give kudos to the post that helped you to find the solution.

嗨@ meessen，
请尝试以下步骤，让我们知道结果：
删除调试核心，然后在Synplify中生成.edf文件
将.edf文件添加到Vivado
使用“设置调试”插入ILA
谢谢，Arpan
谢谢，Arpan -----------------------------------------------
-  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  - -请注意-
如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .--------------------
--------------------------------------------------
------------------------



以下为原文

Hi @meessen,
 
Please try the following steps and let us know the outcomes:

• Remove debug core and then generate .edf file in Synplify
  
• Add .edf file to Vivado
  
• Use "set up debug" to insert ILA
  

Thanks,
Arpan
Thanks,
Arpan
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------