完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
本帖最后由 CarraZ 于 2016-7-15 15:43 编辑
Hi, Here is a position that we are hiring in Shanghai. The following is the Job Description of this position-- DFT Engineer. If someone is interested, plz feel free contact me and sent cv to my e-mail address. Thank you. Here is my E-mail: carraz@nvidia.com Location: No.26, QiuYue road, New Pudong district, Shanghai(Near Line 2,GuangLan road) Position Title: Senior DFT Engineer Responsibilities: · Planning at IP or fullchip level. · Implementation and verification for MBIST/Scan/LBIST/ATPG. · Design/verification for Clock/JTAG/Analog/DFT IP etc. · Pattern generation, release and ATE bringup. · Responsiblefor DFT design/methodology/flow improvements. Requirements: · BSEE required, MSEE preferred. · 3~10years of experience in DFT/design field. · Strong logic Design and verification background with experience in STA. · Must possess a strong knowledge of DFT including Scan, ATPG, Test Compression, JTAG and BIST. · Capability to do DFT methodology work. · Self-motivated and good team player. Carra 021-61049073 |
|
相关推荐
1 个讨论
|
|
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-24 19:50 , Processed in 0.827595 second(s), Total 70, Slave 51 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号