完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
本帖最后由 NvidiaHR 于 2012-7-6 14:28 编辑
ASIC/SOC Verification Engineer: RESPONSIBILITIES: - RTL design, verification, synthesis for various low powercontrol logic in GPU chips. - Develop and maintain verification environment at both fullchip & unit level - Code/functional coverage analysis - Responsible for running both RTL & gate levelsimulation - Develop testing and regression methodologies - Develop/maintain/enhance environmenttools/scripts/makefiles MINIMUM REQUIREMENTS: - BSEE/MSEE/BSCS/MSCS with 3+/5+ years of experience in ASICdesign or verification - Proficient in Verilog HDL - Familiar with logic simulators and debug tools (VCS,NCSIM, Verdi and etc.) - Working knowledge in C/C++, Makefile - Must have strong programming skills in one or morescripting languages: TCL, Perl, Python - Knowledge in one of the below areas is a big plus + UVM/VMM experience + Low power design/verification experience (Multi-Voltage,power gating, UPF/APF and etc.) + ARM based SoC verification experience + AHB/AXI architecture + Embedded OS If you have interests of the position above, pls send your resume to hshen@nvidia.com. You can also contact me through MSN: yiyun16chris@126.com Welcome to Join us!!! |
|
相关推荐
|
|
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-1 02:05 , Processed in 0.612535 second(s), Total 67, Slave 47 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号