[问答]

请问STM32的定时器怎么设定？

问答对人有帮助，内容完整，我也想知道答案 0 请问STM32的定时器怎么设定？ 0
2021-11-22 06:02:08　　评论淘帖0 邀请回答您可以邀请以下用户，快速回答问题 × heks 该类别下有 50 个回答。邀请回答 hgimtk 该类别下有 44 个回答。邀请回答新星之火12138 该类别下有 42 个回答。邀请回答 wang21cj 该类别下有 41 个回答。邀请回答 chm5 该类别下有 40 个回答。邀请回答 hjfjsdgfjdsf 该类别下有 37 个回答。邀请回答 fdjslkjd 该类别下有 35 个回答。邀请回答 uvysdfydad 该类别下有 35 个回答。邀请回答 werywer 该类别下有 35 个回答。邀请回答 h1654155957.9520 该类别下有 35 个回答。邀请回答 jenny042 该类别下有 34 个回答。邀请回答 dfzvzs 该类别下有 34 个回答。邀请回答维生素B2 该类别下有 34 个回答。邀请回答凤毛麟角该类别下有 34 个回答。邀请回答 ggfvxv 该类别下有 33 个回答。邀请回答刘洋该类别下有 33 个回答。邀请回答 meihuacg 该类别下有 33 个回答。邀请回答 hfgdzc 该类别下有 33 个回答。邀请回答 lining870815844 该类别下有 32 个回答。邀请回答 h1654155275.6678 该类别下有 32 个回答。邀请回答举报刘超相关推荐 • STM32外设定时器的定时代码该如何去实现呢 576 • 请问stm32f1XX系统定时器怎么使用？ 503 • 请问该使用什么方法重新设定软件定时器的定时时间呢 2996 • 如何设定定时器的时间？ 877 • 调STM32的程序定时器比自己设定的中断周期缩小一倍是为什么？ 922 • 请问如何设定通用定时器的时钟进行输出？ 627 • 如何计算定时器应该设定的计数初值？ 1325 • 设置定时器之后无法进入外部中断 4716 • STM32高级定时器、通用定时器和基本定时器有何区别呢 2391 • 请问STM32低功耗定时器有哪些独特功能？ 648 1个回答

答案对人有帮助，有参考价值 0 In the example, we synchronize Timer 1 and Timer 2. Timer 1 is the master and starts from 0. Timer 2 is the slave and starts from 0xE7. The prescaler ratio is the same for both timers. Timer 2 stops when Timer 1 is disabled by writing ‘0 to the CEN bit in the TIM1_CR1 register: • Configure Timer 1 master mode to send its Output Compare 1 Reference (OC1REF) signal as trigger output (MMS=100 in the TIM1_CR2 register). 定时器主模式选择器：MMS Bits 6:4 MMS[2:0]: Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset. 001: Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register). 010: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer. 011: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO) 100: Compare - OC1REF signal is used as trigger output (TRGO) 101: Compare - OC2REF signal is used as trigger output (TRGO) 110: Compare - OC3REF signal is used as trigger output (TRGO) 111: Compare - OC4REF signal is used as trigger output (TRGO) • Configure the Timer 1 OC1REF waveform (TIM1_CCMR1 register). 定时器捕捉输入模式，这种T1的输出波形 • Configure Timer 2 to get the input trigger from Timer 1 (TS=000 in the TIM2_SMCR register). T2的主从控制寄存器，设置触发选择器， T2设置为T1触发输入 • Configure Timer 2 in gated mode (SMS=101 in TIM2_SMCR register). T2主从控制器，从模式选择器，选择T2为Gate模式 • Reset Timer 1 by writing ‘1 in UG bit (TIM1_EGR register). • Reset Timer 2 by writing ‘1 in UG bit (TIM2_EGR register). 重置，T1,T2的更新位， *Bit 0 UG: Update generation* This bit can be set by software, it is automatically cleared by hardware. 0: No action 1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting). • Initialize Timer 2 to 0xE7 by writing ‘0xE7’ in the timer 2 counter (TIM2_CNT). 初始化T2的计数器， • Enable Timer 2 by writing ‘1 in the CEN bit (TIM2_CR1 register). • Start Timer 1 by writing ‘1 in the CEN bit (TIM1_CR1 register). • Stop Timer 1 by writing ‘0 in the CEN bit (TIM1_CR1 register). 定时器1 ，定时器2 本来各自运行，然后，T1,T2都初始化到0，T2给出初始值；这时候，T2为T1触发，T1后面使能，T2之前付的初值开始计数，T1后又停止计数，T1波形为GATE波形，T2在T1之后也停止计数。

2021-11-22 09:55:32 评论举报王睦羽