如何为MultiBoot生成SPIx4模式闪存文件

@byedzsqDid你为SPIX4 .bit文件重新生成.mcs？
-Pratham ------------------------------------------------
----------------------------------------------请注意 - 请
如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K-
--------------------------------------------------
-----------------------



以下为原文

@byedzsq Did you regenerate .mcs for SPIX4 .bit files?
-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

感谢您的回复。
我设置ICAP输入用命令6b设置比特流A和B.并在BitGen中设置spi总线宽度A和B生成位文件然后使用IMPACT重新生成.mcs文件



以下为原文

thank you for reply.
I set the ICAP input is set with command 6b both bitstream A and B. and set the spi bus width in the BitGen both A and B generate bit file then use IMPACT regenerate the .mcs file 

你在用spartan-6设备吗？
检查以下链接
http://www.xilinx.com/support/answers/41156.html



以下为原文

are you using spartan-6 device?
check the following link
http://www.xilinx.com/support/answers/41156.html

嗨，谢谢你。
我之前找到了这个链接，并且在我的设计中没有后退，我很困惑那个步骤是nessasery。



以下为原文

hi, thank you.
I had find this link before and thers is no fallback in my design and I'm puzaled that which step is nessasery .

当您使用-g SPI_buswidth：4开关时，bitgen会将多引脚头添加到生成的文件中（可能因为它是向FPGA声明SPI四读指令的唯一方法）。
通用寄存器中的所有地址默认为0x000000，因此如果跳转到第二个设计，则会读取多重引导头，将地址设置回0x000000并发出IPROG  - 并且第一个设计加载。
你怎么能避免这种情况？
- 您可以将每个设计都视为“黄金”，并使用您需要的地址填写所有-g next_config_addr等，以便每个比特流都获得它自己的completemultiboot-header。
- 您可以使用-g SPI_buswidth：1并使用ICAP声明SPI四读指令
- 或者您可以使用-g SPI_buswidth：4并记住多引导头长度为0x44字节，并调整您的地址以跳过标头。



以下为原文

When you use the -g SPI_buswidth:4 switch, bitgen will add the multiboot-header to the generated files (maybe because it is the only way to declare the SPI quad-read instruction to the FPGA). All the addresses in the GENERAL registers are defaulted to 0x000000, so if you jump to you second design, the multiboot-header is read, the address is set back to 0x000000 and an IPROG is issued - and your first design loads.
 
How can you avoid this?
- You can treat every design as "golden" and fill out all the -g next_config_addr etc. with the address you need, so that every bitstream gets it own complete multiboot-header.
- You can use -g SPI_buswidth:1 and declare the SPI quad-read instruction with your ICAP
- Or you can just use -g SPI_buswidth:4 and keep in mind that the multiboot header is 0x44 bytes long and adapt your addresses to jump over the header.

IT剂量帮助。
非常感谢~~~~



以下为原文

IT dose help. thank you very much~~~~