完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛|
嗨,大家好,
我正在尝试在我的vhdl设计中实现GTP收发器。 该设计应该用作两个定制硬件板之间的连接测试。 它使用线性反馈移位寄存器来生成比特流,该比特流被打包到数据帧中。 在通过链路发送帧之前,发送对齐序列。 在两帧之间有一些空闲字符,用于时钟校正。 它适用于大约2800字节,但后来出了问题...... 现在我的问题:在使用GTP包装器生成的示例设计中,项目中包含一个文件,称为“gtp_attributes.ucf”。 在对此的描述中,它表示它可以在其他设计中使用,只需进行一些更改。 在我目前的设计中,我没有包含这个文件,在我的视图中似乎定义了gtp收发器的所有属性,例如时钟校正属性,缓冲区和相位对齐属性等。是否有必要在此包含此类文件 项目的GTP收发器工作正常吗? 问候,flor1an 以上来自于谷歌翻译 以下为原文 Hi everyone, I am trying to implement a GTP transcever in my vhdl design. This design is supposed to be used as a connection test between two custom hardware boards. It uses a linear feedback shift register to generate a bit stream, which is packed into a data frame. Before the frame is sent over the link a alignment sequence is sent. Between two frames there are some idle characters, which are used for clock correction. It works great for about 2800 bytes but then something goes wrong... Now my question: In the example design, that was generated with the GTP wrapper, there is a file included in the project, which is called "gtp_attributes.ucf". In the description of this it says that it can be used in other designs with a few changes. In my current design i have not include this file, which in my view seems to define all the attributes of the gtp transceiver, such as clock correction attributes, buffer and phase alignment attributes, etc.. Is it necessary to include such a file in the project for the GTP transceiver to work right ? Regards, flor1an |
|
相关推荐
2个回答
|
|
|
它工作多达2800字节的事实似乎表明这是一个缓冲问题。
两块板是否使用相同的参考时钟? 如果没有,你有没有计算两个板钟之间的最差情况? 确保添加足够的空闲字符以处理数据速率的最坏情况差异。 还要确保经常插入空闲字符以防止缓冲区溢出。 - Gabor 以上来自于谷歌翻译 以下为原文 The fact that it works for as much as 2800 bytes seems to suggest that this is a buffering problem. Do the two boards use the same reference clock? If not, have you calculated the worst case frequency difference between the two board clocks? Make sure you are adding enough idle characters to deal with the worst case difference in data rate. Also make sure the idle characters are inserted often enough to prevent buffer overrun. -- Gabor |
|
|
|
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
3118 浏览 7 评论
3407 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2873 浏览 9 评论
3966 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
3057 浏览 15 评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
1325浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
1167浏览 1评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-1 17:26 , Processed in 0.620234 second(s), Total 44, Slave 37 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
1833
