完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
有谁能告诉我斯巴达6 lx150可以配置的最大频率?
谢谢 以上来自于谷歌翻译 以下为原文 Can anyone please let me know the maxmum frequency with which spartan 6 lx150 can be configured? Thanks |
|
相关推荐
6个回答
|
|
嗨,
所有FPGA元件(如DCM)的最大工作频率可在器件数据中找到,网址为:xilinx.com/support/documentation/data_sheets/ds162.pdf 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, The maximum operating frequency of all FPGA elements (like DCM) can be found in the device datasheet http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
嗨,
如果你的意思是设计工作频率,它取决于你使用的RTL编码风格和各种组件/基元的频率限制。 您可以从ISE时间报告中获取值 如果你指的是设备特定的时间,因为Deepika说你需要参考数据表 也请参考相关主题 http://forums.xilinx.com/t5/Spartan-Family-FPGAs/maximum-clock-frequency-of-spartan-6-fpga/m-p/72905#M5994 问候, Vanitha -------------------------------------------------- -------------------------------------------请在发布前进行谷歌搜索, 您可能会找到相关信息。请留下帖子 - “接受为解决方案”,如果提供的信息有用且回复,请给予赞誉 以上来自于谷歌翻译 以下为原文 Hi, if you mean design operating frequency it depends on your RTL coding styles and frequency limitations of various compoenents/primitives that you use. You can get the values from ISE timing report If you are referring device specific timing as Deepika said you need to refer datasheets Also refer relative thread http://forums.xilinx.com/t5/Spartan-Family-FPGAs/maximum-clock-frequency-of-spartan-6-fpga/m-p/72905#M5994 Regards, Vanitha --------------------------------------------------------------------------------------------- Please do google search before posting, you may find relavant information. Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented |
|
|
|
嗨,
您想知道fpga将起作用的系统时钟频率,即fpga的最大输入时钟。 数据表ds162中提供了fpga模块的开关特性,但系统频率将根据您设计rtl代码的方式来确定。 设计完成后,您可以实施并检查时间报告。 如果您正在寻找配置fpga的速度,那么您必须根据配置设置(如bpi / spi / selectmap)查看数据表中的cclk(配置时钟)规范。 --Krishna 以上来自于谷歌翻译 以下为原文 Hi, Do you want to know about the system clock frequency with which fpga will function, i.e maximum input clock to the fpga. the switching characteristics of the fpga blocks is available in the datasheet ds162, but the system frequency will be decided in the way you design your rtl code. once you design, you can implement and check the timing reports. Incase you are looking for configuring speed of the fpga then you must look at the cclk(configuration clock) specs in the datasheet based on your configuration settings like bpi/spi/selectmap. --Krishna |
|
|
|
我的意思是可以使用斯巴达6的DCM合成的最大时钟频率。假设我有100 MHz时钟输入,那么我可以使用设备的DCM放大多少频率?
以上来自于谷歌翻译 以下为原文 I mean the maximum clock frequency that can be synthesized using DCM of spartan 6. Suppose I have a 100 MHz clock input then how much can I scale up the frequency using the DCM of the device? |
|
|
|
嗨,
有关详细信息,请查看http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf的第60页表-54。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, Check page-60 table-54 of http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf for details. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
koyel81写道:
我的意思是可以使用斯巴达6的DCM合成的最大时钟频率。假设我有100 MHz时钟输入,那么我可以使用设备的DCM放大多少频率? 精细数据表详细介绍了DCM的最大输出频率,但这可能不是您的限制因素。 您将受到该DCM输出的时钟逻辑限制。 这绝不是一个惊喜。 ----------------------------是的,我这样做是为了谋生。 以上来自于谷歌翻译 以下为原文 koyel81 wrote:The Fine Data Sheet details the DCM's maximum output frequency, but that's likely to not be your limiting factor. You'll be limited by the logic clocked from that DCM output. This should in no way be a surprise. ----------------------------Yes, I do this for a living. |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1135浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
581浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
447浏览 1评论
2002浏览 0评论
726浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 10:40 , Processed in 1.345895 second(s), Total 87, Slave 71 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号