完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好,我有一个斯巴达6 LX150T的问题。
我有一个斯巴达6 150T(未使用MGT)设计,VCCAUX是2.5伏特,大多数I / O是3.3伏特,一个银行使用1.8伏特。 由于启用线路设置为1.8伏特,因此该电源在接通电源后几百微秒到达。 该存储区与Gumstix处理器连接,后者控制1.8V稳压器的使能。 Gumstix总线在该银行与以太网控制器共享。 在FGPA配置之后,Gumstix上电精细,以太网正常,1.8伏组上的共享总线上的数据被破坏,导致以太网中的数据包丢失。 即使将该bank上的所有FPGA引脚设置为输入也会破坏数据。 我也尝试删除所有引脚连接,并使用上拉,拉下和浮动bitgen,但仍然损坏。 Hswapen与gnd绑定,但在配置之后再次没有问题。 我通过禁用1.8volts到银行而不是以太网来验证这一点,然后配置FPGA。 FPGA上的所有其他器件(其他存储体)工作正常,没有数据损坏。 因此,仅仅启动存储区并进行配置会导致数据损坏到连接的总线。 顺便说一句,在重新配置期间,总线完整性恢复正常,直到配置完成,然后再次开始损坏。 我检查过并仔细检查过,银行似乎没有连接针脚。 有什么想法吗? 作者chrisk 以上来自于谷歌翻译 以下为原文 Hello all, I am have a problem with a spartan 6 LX150T. I have a spartan 6 150T (MGTs are unused) design, VCCAUX is 2.5 volts, most I/O is 3.3Volts, one bank uses 1.8 volts. The power for this bank arrives a few hundred microseconds after power on due to an enable line setting up the 1.8 volts. This bank interfaces to a Gumstix processor which controls the enable to a 1.8 volt regulator. Gumstix bus is shared on this bank with an ethernet controller. The Gumstix powers up fine, ethernet fine, after FGPA configuration, data is corrupted on the shared bus on the 1.8 volt bank resulting in packet loss in the ethernet. Even setting all FPGA pins on this bank to inputs corrupts the data. I also tried removing all pin connections and used pull up, pull down, and float in bitgen, but still corruption. Hswapen is tied to gnd, but again there are no issues during configuration only after. I verified this by disabling the 1.8volts to the bank but not to the ethernet, then configuring the FPGA. All other devices on the FPGA (other banks) work fine and no data corruption. So merely powering up the bank and configuring causes data corruption to the attached bus. BTW, during a reconfiguration the bus integrity returns to normal until configuration is complete, then the corruption starts again. I have checked and double checked and there appears to be no pins connected in the bank. Any thoughts? Chrisk |
|
相关推荐
2个回答
|
|
我认为由于配置电流尖峰,MGT回复正在发挥作用。
在配置时,由于切换转换器的tomillians同时开启了更多的电流尖峰。 在电源设计中,使用必须照顾所有这些。 _______________________________________________如果有助于解决您的查询,请将此帖子标记为“接受为解决方案”。 因此,它将有助于其他论坛用户直接参考答案。如果您认为该信息有用且面向答复,请给予此帖子称赞。 以上来自于谷歌翻译 以下为原文 I think the MGT replies are effecting due to configuration current spikes. At the time of configuration there are more current spikes due to millians of switching transisters ON simultaniously. In power supply desiggn use has to take care of all of them. ________________________________________________ Please mark this post as an "Accept as solution" in case if it helped to resolve your query. So that it will help to other forum users to directly refer to the answer. Give kudos to this post in case if you think the information is useful and reply oriented. |
|
|
|
感谢Kodali的回复。
我确实已经终止了所有的MGT。 我确实解决了问题,这里的关键是配置与发布期间引脚的状态。 在配置期间,我让HSWAPEN拉低了下拉 - 一切都运转的时间。 但是当发生总线错误时,没有在后配置中拉下来。 在UCF中简单添加PULLDOWN之后,一切都很好! 谢谢 作者chrisk 以上来自于谷歌翻译 以下为原文 Thanks for the reply Kodali. I did have all the MGTs terminated. I did fix the problem, the key here was the state of the pins during configuration versus post. I had HSWAPEN pullled low for pulldowns during config - the time everything worked. But not pulled down in post config when bus erros occurred. After the simple addition of PULLDOWN in the UCF, all is well again !! Thanks Chrisk |
|
|
|
只有小组成员才能发言,加入小组>>
2389 浏览 7 评论
2805 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2272 浏览 9 评论
3346 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2440 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
770浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
552浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
393浏览 1评论
1977浏览 0评论
694浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-1 17:12 , Processed in 1.286099 second(s), Total 81, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号