完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我查看了应用笔记,文档,数据表,用户指南等。我正在尝试使用.mcs文件间接加载spi flasy(Numonyx M25P64)。
我已经检查了M0 M1 init_b等的配置。一切似乎都是fne.But数据,clk和cs没有从FPGA中出来。 我确实看到这些信号过渡,即。 如果我在CPE中有负载,我可以启动它。 它看起来像 边界扫描链成功验证。'1':未检测到SPI访问核心。 SPI访问核心将下载到设备以启用operations:iMPACT - 下载核心文件C:/Xilinx/13.1/LabTools/LabTools/spartan6/data/xc6slx150_spi.cor.'1':下载核心... LCK_cycle = NoWait.LCK周期:NoWaitdone.'1':读取状态寄存器内容... INFO:iMPACT:2219 - 状态寄存器值:INFO:iMPACT - 0011 1100 1110 1100 INFO:iMPACT:2492 - '1':已完成下载核心到 device.'1':IDCODE是'ff'(十六进制)。'1':ID检查failed.INFO:iMPACT:2488 - 操作没有成功完成GREEN:iMPACT - SPI Device not found.INFO:iMPACT: 2488 - 操作未成功完成GREEN:iMPACT - '1':Flash未成功编程.PROGRESS_END - 结束操作。已用时间= 14秒。 边界扫描链验证成功。'1':读取引导寄存器内容... [0] VALID_0 - 错误或启动结束(EOS)检测:0 [1] FALLBACK_0 - 检测到FALLBACK重新配置检测:0 [2]保留:0 [3] WTO_ERROR_0 - 看门狗超时错误:0 [4] ID_ERROR_0 - FPGA器件IDCODE错误 :0 [5] CRC_ERROR_0 - 循环冗余校验(CRC)错误:0 [6] VALID_1 - 错误或启动结束(EOS)检测到:0 [7] FALLBACK_1 - FALLBACK RECONFIGURATION ATTEMT检测到:0 [8]保留:0 [ 9] WTO_ERROR_1 - 看门狗超时错误:0 [10] ID_ERROR_1 - FPGA器件IDCODE错误:0 [11] CRC_ERROR_1 - 循环冗余校验(CRC)错误:0 [12]罢工CNT - 罢工计数用于反击尝试:0 [13] ] STRIKE_CNT - 反击命令的罢工数:0 [14] STRIKE_CNT - 反击击败的罢工数:0 [15] STRIKE_CNT - 反击命令的罢工数:0'1':读取状态寄存器内容...... [0] CRC错误:0 [1] IDCODE错误:0 [2] DCM锁定状态:1 [3] GTS_CFG_B状态:0 [4] GWE状态:0 [5] GHIGH状态:0 [6]解密错误:0 [7] DECRYPTOR ENABLE:0 [8] HSWAPEN PIN:0 [9] MODE PIN M [0]:1 [10] MODE PIN M [1]:0 [11]保留:0 [12] INIT_B PIN:0 [13] DONE PIN:0 [14] SUSPEND STATUS:0 [15] FALLBACK STATUS:1 谢谢 以上来自于谷歌翻译 以下为原文 I have looked at the app notes, documentatin, datasheet, users guide etc. I am trying to load an spi flasy (Numonyx M25P64) indirectly with the .mcs file. I have checked the configuration fo M0 M1 init_b, etc. Everything seems fne. But the data, clk, and cs are not comming out of the fpga. I do see these signals transition accordingli, ie. if I had a load in the CPE I could boot off it. It looks like the Boundary-scan chain validated successfully. '1': SPI access core not detected. SPI access core will be downloaded to the device to enable operations. INFO:iMPACT - Downloading core file C:/Xilinx/13.1/LabTools/LabTools/spartan6/data/xc6slx150_spi.cor. '1': Downloading core... LCK_cycle = NoWait. LCK cycle: NoWait done. '1': Reading status register contents... INFO:iMPACT:2219 - Status register values: INFO:iMPACT - 0011 1100 1110 1100 INFO:iMPACT:2492 - '1': Completed downloading core to device. '1': IDCODE is 'ff' (in hex). '1': ID Check failed. INFO:iMPACT:2488 - The operation did not complete successfully. INFO:iMPACT - SPI Device not found. INFO:iMPACT:2488 - The operation did not complete successfully. INFO:iMPACT - '1': Flash was not programmed successfully. PROGRESS_END - End Operation. Elapsed time = 14 sec. Boundary-scan chain validated successfully. '1': Reading bootsts register contents... [0] VALID_0 - ERROR OR END OF STARTUP (EOS) DETECTED : 0 [1] FALLBACK_0 - FALLBACK RECONFIGURATION ATTEMPT DETECTED : 0 [2] RESERVED : 0 [3] WTO_ERROR_0 - WATCHDOG TIME OUT ERROR : 0 [4] ID_ERROR_0 - FPGA DEVICE IDCODE ERROR : 0 [5] CRC_ERROR_0 - CYCLIC REDUNDANCY CHECK (CRC) ERROR : 0 [6] VALID_1 - ERROR OR END OF STARTUP (EOS) DETECTED : 0 [7] FALLBACK_1 - FALLBACK RECONFIGURATION ATTEMPT DETECTED : 0 [8] RESERVED : 0 [9] WTO_ERROR_1 - WATCHDOG TIME OUT ERROR : 0 [10] ID_ERROR_1 - FPGA DEVICE IDCODE ERROR : 0 [11] CRC_ERROR_1 - CYCLIC REDUNDANCY CHECK (CRC) ERROR : 0 [12] STRIKE CNT - STRIKE COUNT FOR FALLBACK ATTEMPTS : 0 [13] STRIKE_CNT - STRIKE COUNT FOR FALLBACK ATTEMPTS : 0 [14] STRIKE_CNT - STRIKE COUNT FOR FALLBACK ATTEMPTS : 0 [15] STRIKE_CNT - STRIKE COUNT FOR FALLBACK ATTEMPTS : 0 '1': Reading status register contents... [0] CRC ERROR : 0 [1] IDCODE ERROR : 0 [2] DCM LOCK STATUS : 1 [3] GTS_CFG_B STATUS : 0 [4] GWE STATUS : 0 [5] GHIGH STATUS : 0 [6] DECRYPTION ERROR : 0 [7] DECRYPTOR ENABLE : 0 [8] HSWAPEN PIN : 0 [9] MODE PIN M[0] : 1 [10] MODE PIN M[1] : 0 [11] RESERVED : 0 [12] INIT_B PIN : 0 [13] DONE PIN : 0 [14] SUSPEND STATUS : 0 [15] FALLBACK STATUS : 1 Thanks |
|
相关推荐
2个回答
|
|
你有没有测量过电源?
这是一种新的电路板设计吗? 你有多个董事会副本吗? 这是开发板吗? 有没有用过? 4.您能验证PROG_B引脚是否为高电平? 如果这是一个自定义板,如果你发布原理图(至少与配置相关的部分)会有所帮助。 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 1. Have you measured power supplies? 2. Is this a new board design? Do you have more than one copy of the board? 3. Is this a development board? Has it ever worked? 4. Can you verify that the PROG_B pin is HIGH? If ths is a custom board, it would help if you would post schematics (at least the configuration-related sections). -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
您能否验证是否使用固定的SPI Config引脚连接到Flash?
SPI闪存引脚是否可以在标头上访问,您可以使用XSPI直接对Flash进行编程? 我同意Bob的意见 - 如果您可以发布原理图的Config / Flash部分,那将会很有帮助。 布赖恩 以上来自于谷歌翻译 以下为原文 Can you verify you are using the fixed SPI Config pins to connect to your Flash? Are the SPI Flash pins accessible on a header where you could program the Flash directly using XSPI? I agree with Bob -- if you can post the Config/Flash section of your schematics, that would be helpful. Bryan |
|
|
|
只有小组成员才能发言,加入小组>>
2424 浏览 7 评论
2825 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2465 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1213浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
590浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
452浏览 1评论
2006浏览 0评论
731浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-25 02:59 , Processed in 1.296781 second(s), Total 78, Slave 62 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号