完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我这里有这个问题。 我已经在菊花链配置中连接了一个EEPROM和2个FPGA,但我似乎无法从JTAG接口对它们进行编程。 错误说“DONE没有变高”。 我已经仔细检查了连接,但仍然没有成功。 附图是示意图,请仔细看看它,看看你是否能发现问题。 我向Vccint的EEPROM提供2.5V电压。 我已经尝试了兼容性配置,即2.5V和3.3V,但两者似乎都不起作用。 同样的错误。 如果我将EEPROM从链中取出并单独编程它会编程但是当我把它放回链中时,它会失败或编程成功但是EEPROM不会在后端编程。 请帮帮我.. 谢谢 以上来自于谷歌翻译 以下为原文 Hi, I have this problem here. I have connected one EEPROM and 2 FPGAs in daisy chain configuration but i cannot seem to program them from JTAG interface. The error says " DONE did not go high". I have double checked the connections but still no success. Attached is the schematic, kindly have a look at it and see if u can spot the problem. I am supplying 2.5V to Vccint of EEPROM. I have tried both the compatibility configuration i.e. 2.5V and 3.3V but both doesnt seem to work. Same error. if i take the EEPROM out of the chain and program it individualy it does program but when i put it back in chain, it fails or program succeeds but EEPROM doesnt get programmed on the back end. Kindly help me out.. thanks |
|
相关推荐
4个回答
|
|
将两个DONE引脚连接在一起,并且线路上没有上拉电阻。
在配置的最后几个步骤中需要完成DONE。 如果它保持低电平,FPGA会认为配置失败。 在JTAG编程中,两个FPGA的两个DONE引脚应该分开。 因为每次只能编程一个FPGA,当DONE需要上拉时,另一个将保持低电平然后失败。 -------------------------------------------------- -------------------------------------------------- --------不要忘记回复,kudo,并接受为解决方案.---------------------------- -------------------------------------------------- --------------------------- 以上来自于谷歌翻译 以下为原文 You connect the two DONE pins together, and you don't have pull-up resistors on the line. DONE needs to be pulled up at the last few steps of configuration. If it keeps low, FPGA will think configuration is failed. In JTAG programming, two DONE pins of the two FPGAs should be separated. because you can only program one FPGA each time, and when DONE needs to pull up, the other one will hold the line low and then you failed. ------------------------------------------------------------------------------------------------------------ Don't forget to reply, kudo, and accept as solution. --------------------------------------------------------------------------------------------------------- |
|
|
|
喜
我已经通过DONE引脚的返工连接了一个上拉电阻,是的,我只是读了数据表中的行,它说你不能通过jtag进行配置。 所以把它留在后面,我似乎也无法通过EEPROM编程fpgas。 我将EEPROM单独编程,然后将其带入链中,将fpga 1设置为主串行,将fpga2设置为从串口,但fpgas似乎没有编程。 我不知道我错过了什么。 我正在使用xcf16p EEPROM。 谢谢 以上来自于谷歌翻译 以下为原文 hi,i have connected a pull up resistor through rework with the DONE pin and yeah i just read the line in datasheet where it says that you cant configure through jtag. So leaving that behind, i cant seem to program the fpgas through EEPROM too. I program the EEPROM separately,then bring it into the chain, set fpga 1 to master serial and fpga2 to slave serial but fpgas dont seem to get programmed. I dont know what am i missing. I'm using xcf16p EEPROM.Thanks |
|
|
|
验证PROM并确保其正确编程。
读取FPGA的器件状态并显示状态字。 此外,你是如何生成菊花链mcs文件的? -------------------------------------------------- -------------------------------------------------- --------不要忘记回复,kudo,并接受为解决方案.---------------------------- -------------------------------------------------- --------------------------- 以上来自于谷歌翻译 以下为原文 Verify the PROM and guarantee it's properly programmed. Read device status of the FPGA and show me the status word. Besides, how did you generate the daisy chain mcs file? ------------------------------------------------------------------------------------------------------------ Don't forget to reply, kudo, and accept as solution. --------------------------------------------------------------------------------------------------------- |
|
|
|
STATUS WORD边界扫描链成功验证。'2':读取状态寄存器内容... CRC错误:0RESERVED:0DCM锁定:1DCI匹配:1legacy输入错误:GTS_CFG_B的0状态:GWE的0状态:GHIGH的0状态:MODE的0值
引脚M0:MODE引脚M1的1值:MODE引脚M2的0值:CFG_RDY的1值(INIT_B):来自DONE引脚的1DONEIN输入:0ID_ERROR:0RESERVED:0RESERVED:0PROGRESS_END - 结束操作。 这是状态字。 PROM即使在链条中也能正常编程。 我正在从位文件生成mcs文件。 我正在使用相同的文件来编程两个FPGA。 我做对了吗? 请告诉我这件事或直接告诉我正确的文件。 还可以从EEPROM中仅编程链中的一个FPGA,即第一个FPGA,而不会将其他FPGA从循环中断开。 谢谢 以上来自于谷歌翻译 以下为原文 STATUS WORD Boundary-scan chain validated successfully. '2': Reading status register contents... CRC error : 0 RESERVED : 0 DCM locked : 1 DCI Matched : 1 legacy input error : 0 status of GTS_CFG_B : 0 status of GWE : 0 status of GHIGH : 0 value of MODE pin M0 : 1 value of MODE pin M1 : 0 value of MODE pin M2 : 1 value of CFG_RDY (INIT_B) : 1 DONEIN input from DONE pin : 0 ID_ERROR : 0 RESERVED : 0 RESERVED : 0 PROGRESS_END - End Operation. Here is the status word. The PROM is getting programmed fine even in the chain. and I am generating mcs file from the bit file. And i'm using same file to program both FPGAs. Am i doing the right thing ? Kindly tell me this thing too or direct to the proper documentation. Also is it possible to program only one FPGA in the chain from EEPROM i.e. first FPGA without disconnecting other one from the loop.? Thanks |
|
|
|
只有小组成员才能发言,加入小组>>
2427 浏览 7 评论
2828 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2295 浏览 9 评论
3377 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2467 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1280浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
592浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
455浏览 1评论
2010浏览 0评论
736浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-26 17:09 , Processed in 1.698460 second(s), Total 85, Slave 68 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号