完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好
我正在使用ZC706板传输调制信号。 我们以文本和mat格式的形式提供这些调制信号。 我想将这些调制信号加载到FPGA中,所以有没有办法直接将数据加载到FPGA中,当我们生成.bit文件时,这些数据会自动存储在FPGA的内存中。 以上来自于谷歌翻译 以下为原文 Hi I am using ZC706 board to transmit a modulated signal. We have these modulated signal in the form of text and mat format. I want to load these modulated signal in to FPGA so is there is any way to directly load the data into FPGA , and when we generate .bit file then this data automatically saved in the memory of FPGA. |
|
相关推荐
8个回答
|
|
真的需要更多关于你要做什么的信息,但做出一些假设...你说数据是.mat文件格式。
你知道sysgen中的硬件co-sim吗? www.xilinx.com 以上来自于谷歌翻译 以下为原文 Really need more information about what you're trying to do, but making some assumptions... you said data is in .mat file format. Are you aware of hardware co-sim in sysgen?www.xilinx.com |
|
|
|
如果它在USB或SD上作为文件,它不在比特流中,
所以要加载内存,从文件系统到芯片, 你需要有一种方法来读取文件系统, 移动数据并将其写入所需的内存 听起来像一个OS 以上来自于谷歌翻译 以下为原文 if its on USB or SD as a file, its not in the bit stream, so to load memory, from a file system to the chip, you need to have a means to read the file system, move the data and write it to the memory you want sound like a OS |
|
|
|
是的我对co-sim有一点了解,我认为有些处理是在软件中完成的,有些是在硬件中。
有没有任何解决方案我共同模拟? 以上来自于谷歌翻译 以下为原文 Yes I know a little bit about co-sim, I think some processing is done in software and some are in the hardware. Is there is any solution i co-simulation? |
|
|
|
|
|
|
|
@ nishantseth07科西姆不会在这里帮忙。
如果您的Zynq PS正在运行Petalinux(或者任何类型的Linux,那么)它非常简单:安装您想要使用的任何设备(如果它尚未安装)并编写一个简单的C程序来读取该文件(您将需要获取 Matlab以易于阅读的格式导出.mat;纯二进制或CSV应该很好地工作到RAM中。 将它放入RAM有点挑战(主要是因为你必须(a)阻止Linux尝试使用该RAM,以及(b)在虚拟和物理内存地址之间进行转换)但它非常容易管理。 如果你的Zynq PS是裸金属,那么我不知道该怎么做(我从未使用过裸机),但我怀疑它会太难了。 最糟糕的情况是,让Matlab将数据输出为CSV,将其包装到C头中,并将其编译为代码的一部分。 以上来自于谷歌翻译 以下为原文 @nishantseth07 Cosim won't help here. If your Zynq PS is running Petalinux (or any sort of Linux, really) it's pretty easy: mount whatever device you want to use (if it's not already mounted) and write a simple C program to read the file (you will need to get Matlab to export the .mat in an easy-to-read format; either pure binary or CSV should work nicely) into RAM. Getting it into RAM is slightly challening (mostly because you have to (a) stop Linux trying to use that RAM, and (b) translate between virtual and physical memory addresses) but it's quite manageable. If your Zynq PS is bare-metal then I'm not sure how to do it (I've never used bare-metal), but I doubt it'll be too hard. Worst-case, just have Matlab output the data as a CSV, wrap that into a C header, and compile it as part of your code. |
|
|
|
是的我对co-sim有点了解,我认为有些处理是在软件中完成的,有些是在硬件中。
有没有任何解决方案我共同模拟? 当然,我所做的就是硬件协同SIM允许您通过JTAG或以太网直接从Matlab工作区向目标FPGA发送数据,并为您完全抽象所有通信。 我假设如果您正在处理.mat文件,那么您已经在生成测试向量并在Matlab中进行分析。 基于这个问题的提问方式,我认为这将是一个简单的方法,您可以实现自己的目标,而无需考虑它。 www.xilinx.com 以上来自于谷歌翻译 以下为原文 Yes I know a little bit about co-sim, I think some processing is done in software and some are in the hardware. Is there is any solution i co-simulation? Sure, well the point I was making is that hardware co-sim allows you to send data directly from Matlab workspace to the target FPGA via JTAG or ethernet and completely abstracts all the communication for you. I assumed that if you're working on .mat files, you're already generating your test vectors and doing analysis in Matlab anyway. Based on the way this question is asked, I think this will be an easy way for you to accomplish your goal without having to think much about it. www.xilinx.com |
|
|
|
我已经做过了。
我们使用Simulinkmodels /示例来运行广告板,我们已成功发送并接收数据。 但现在我们想在FPAG中实现所有功能。 以上来自于谷歌翻译 以下为原文 That I have done already. We used Simulink models/examples to run ad board and we have successfully transmitted and receive the data. But now we want to implement everything in FPAG. |
|
|
|
如果你的算法开发是使用Simulink完成的,你有没有看过HDL Coder从你的模型生成VHDL并在ZC-706上运行它们?
对于数据传输,您可能还需要将MATLAB AXI Master功能视为将数据从MATLAB直接写入FPGA硬件的一种方法。 以上来自于谷歌翻译 以下为原文 If your algorithm development was done using Simulink, have you looked into HDL Coder to generate VHDL from your models and run them on the ZC-706? For data transfer, you might also want to look at the MATLAB AXI Master feature as a way to write data from MATLAB to your FPGA hardware directly. |
|
|
|
只有小组成员才能发言,加入小组>>
2427 浏览 7 评论
2828 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2295 浏览 9 评论
3377 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2467 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1264浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
591浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
455浏览 1评论
2009浏览 0评论
735浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-26 04:59 , Processed in 1.347807 second(s), Total 61, Slave 55 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号