完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨......
我有2个定制FPGA板。 主FPGA具有100MHz的osc,用作参考时钟。 这将进入主FPGA芯片上的DCM,用于所有时钟操作。 相同的时钟被缓冲并从主板驱动出来并发送到类似的FPGA板(从板)。 我使用常规电线从主设备到从设备。 当主时钟到达从机时,主机时钟o / p与从机时钟i / p之间存在5ns的偏差。 是否有任何片上原语/资源/ IP核我可以用来消除这种偏差(帧间时钟偏差)??? 除了试图缩短线长之外,还有什么方法可以用来消除5ns偏斜? 请告诉我 .. 谢谢 以上来自于谷歌翻译 以下为原文 hi ... i have 2 custom FPGA boards. the master FPGA has a 100MHz osc that is used as the referenence clock. this goes into a DCM on the master FPGA chip for all the clocking operations. The same clock is buffered and driven out of the master board and sent into a similar FPGA board (slave board). im using regular wires to take the clock from master to slave. by the time the master's clock reaches the slave, there is a skew of 5 ns between the master's clock o/p and the slave's clock i/p. is there any on chip primitive/resource/ip core i can use to remove such a skew (inter FPGA clock skew)??? what other methods could i apply to remove the 5 ns skew (apart from trying to shorten the wire lengths)??? please let me know .. thx |
|
相关推荐
2个回答
|
|
那么这5ns是从源FPGA引脚到目标FPGA引脚测量的吗?
这表明在常规PCB走线上的距离超过3英尺。无论如何,您可以通过IDELAY将时钟延迟到第一个fpga,并且不会延迟第二个FPGA; 这可以帮助你平衡歪斜。 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。 以上来自于谷歌翻译 以下为原文 So this 5ns is measured from the source FPGA pin to target FPGA pin? This suggests more than 3 feet separation on a regular PCB trace. Anyway, you can delay the clock into the first fpga by IDELAY and give the second FPGA without delay; this would help you balance the skew.- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. |
|
|
|
建议:使用PCI总线方法进行时钟分配。
时钟发生器为每个人提供总线时钟的副本,包括主设备。 时钟发生器的输出(通过构造)完全相位对齐。 从发生器到每个从设备(和主设备)的传输路径被构造成相等的长度,因此PCI总线上的每个“方”接收与所有其他PCI总线“各方”相位对准的时钟。 这意味着您的FPGA充当“主”(AND作为时钟发生器)生成两个相同时间的时钟输出副本。 一个副本转到从FPGA,另一个副本返回主FPGA。 两个时钟互连构造成在长度和结构上相同,因此互连不会导致两个时钟之间的偏斜。 这有意义吗? - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 Suggestion: use the PCI bus approach to clock distribution. The clock generator provides a copy of the bus clock for everyone, including the master. The clock generator's outputs are (by construction) perfectly phase aligned. The transmission paths from the generator to each of the slaves (and masters) are constructed to be equal length, and so each 'party' on the PCI bus receives a clock which is phase aligned with all the other PCI bus 'parties'. This means that your FPGA acting as 'master' (AND as clock generator) generates two identically timed output copies of the clock. One copy goes to the slave FPGA, and the other copy is returned to the master FPGA. The two clock interconnects are constructed to be identical in length and construction, so the interconnect does not contribute to skew between the two clocks. Does this make sense? -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
只有小组成员才能发言,加入小组>>
2361 浏览 7 评论
2780 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2247 浏览 9 评论
3324 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2414 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
730浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
524浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
336浏览 1评论
742浏览 0评论
1935浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-9 04:31 , Processed in 1.103907 second(s), Total 81, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号