完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我的设计必须使用virtex 6 FPGA在8ns时钟周期运行,我估计7ns和8ns的时钟周期约束是带有定时误差的结果时钟。
由于时间错误或时序错误仅仅表示未达到7ns约束的路径,此报告的时段是错误的吗? 提前致谢 以上来自于谷歌翻译 以下为原文 I am having a design that must run at 8ns clock period using virtex 6 FPGA, I've estimated clock period constraint of 7ns and 8ns was the resulted clock with timing errors. Is this reported period is erroneous due to timing errors or timing errors just expressing pathes that didn't achieve 7ns constraint? Thanks in advance |
|
相关推荐
2个回答
|
|
时序报告显示的内容取决于为时序分析器设置的选项。
它可能显示您应用于设计的每个时序约束的前3-10个故障。 ------您是否尝试在Google中输入问题? 如果没有,你应该在发布之前。太多结果? 尝试添加网站:www.xilinx.com 以上来自于谷歌翻译 以下为原文 What the timing report is showing is dependent on what options were set for the Timing Analyzer. It is likely showing the top 3-10 failures for each timing constraint that you applied to your design. ------Have you tried typing your question into Google? If not you should before posting. Too many results? Try adding site:www.xilinx.com |
|
|
|
嗨Zied,
欢迎来到Xilinx论坛。 以下是分析的发生方式 1)您在UCF中给出PERIOD约束 2)实现工具努力放置和路由逻辑以满足PERIOD约束中提到的时序。 3)然而,为了满足cetain路径的时序,可以忽略一些路径,这可能在设计中带来定时误差。 4)时间报告只不过是一份关于实施如何满足时机的报告。 因此,该工具将最终实现的时序与给定的时序约束进行比较,并基于报告松弛(正面或负面)。 5)报告显示的时钟周期为8ns,是此发生运行的时钟周期,可以帮助满足时序要求。 6)您可以尝试将PERIOD约束时钟更改为8ns,并检查是否仍然出现时序错误。 简而言之,检查您的设计是否在硬件上运行良好的最重要的事情是编写良好的时序约束(基于您的设计要求)并进行操作以满足该时序。 信息太多但希望它能帮助您更好地理解该工具。 干杯 谢谢,AnirudhPS:请将此标记作为答案,以防它有助于解决您的问题。如果帖子引导您找到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 Hi Zied, Welcome to Xilinx forums. Here is how the analysis happens 1) You give PERIOD constraints in the UCF 2) The implementation tool tried hard to place and route the logic to meet the timing mentioned in the PERIOD constraint. 3) However to meet timing for cetain path, some paths can be neglected which can bring timing errors in the design. 4) The timing report is nothing but a report of how the implementation worked to meet the timing. Hence the tool compares the final implemented timing with the timing constraints given and based on that reports the slack(postive or negative). 5) The clock period 8ns which the report shows is the clock period for this impelementation run which can help meet the timing. 6) You can try changing your PERIOD constraint clock to 8ns and check if you are still getting timing errors. In brief, the most important thing to check if your design works well in hardware is to write good timing constraints(based on your design requirements) and do manipulations to meet that timing. Too much information but hope it helps you understand the tool better. Cheers Thanks, Anirudh PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution. |
|
|
|
只有小组成员才能发言,加入小组>>
2387 浏览 7 评论
2802 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2269 浏览 9 评论
3337 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2437 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
763浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
548浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
378浏览 1评论
1971浏览 0评论
688浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-27 00:11 , Processed in 1.195936 second(s), Total 47, Slave 40 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号