完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
任何人都可以给我一些关于硕士论文的想法/指导(基于与FPGA有关的任何事情)
以上来自于谷歌翻译 以下为原文 Can any body please give me some idea / guidance for masters thesis (based on any thing related to FPGA) |
|
相关推荐
3个回答
|
|
确实。
你会发现很多论文(我很惊讶),人们在FPGA中实现了一些加密算法(例如AES或椭圆曲线)。 对于各种实现方法(完全展开/流水线对比各种形式的迭代),可能会有一些工作在实现(吞吐量和延迟与FPGA资源)之间进行权衡,这可能比仅实现加密更有趣。 但与架构研究相关,使用基于FPGA的处理器非常常见。 各种任务更适合处理器,而其他任务更适合于Fabric / DSP48 / BRAM实现。 在这里划分和实现各种系统肯定有研究的空间,包括根据性质在处理器子系统和结构(PLB v4.6,EMC,GPIO,FSL,APU等)之间的互连中进行权衡。 流量,性能要求,软件接口等等。显然,这里有不同的传统设计捕获方法(C代表处理器,RTL代表FPGA) - ESL已经在很长一段时间内被推广为潜在的解决方案。 对一些人来说,研究各种工具链及其与传统方法的有效性也可能是有趣的。 BT 以上来自于谷歌翻译 以下为原文 Indeed. You'll find quite a number of papers (I was surprised how many) where people implemented some crypto algorithm (e.g. AES or elliptical curve) into an FPGA. There could be some work here in trade-offs in implementation (throughput & latency versus FPGA resources) for various implementation approaches (fully unrolled/pipelined versus iterative in various forms) that could be more interesting than just implementing encryption. But related to architectural study, using an FPGA-based processor is pretty common. Various tasks are better suited for a processor while others are better suited for fabric/DSP48/BRAM implementation. There certainly is room for study in the partitioning and implementation of various systems here, including trade-offs in the interconnect between the processor subsystem and the fabric (PLB v4.6, EMC, GPIO, FSL, APU, etc.) depending on the nature of the traffic, performance requirements, software interface, etc. Obviously there are different traditional approaches to design capture here (C for the processors, RTL for the FPGA) - ESL has been promoted as a potential solution here for a quite some time. Study of the various tool chains and their effectiveness versus traditional methods could also be interesting to some. bt
|
|
|
|
我建议一个适合FPGA的话题,例如......
很合身: 并行处理一系列信号,如光学,地理,生理学 神经网络 图像处理 不合适: 对到达消息的顺序解析 像CPU一样的指令序列 吉姆 以上来自于谷歌翻译 以下为原文 I would suggest a topic where FPGAs are good fit, for example... Good fit: parallel processing of an array of signals, like optical, geo, physiological neural network image processing Bad fit: Sequential parsing of an arriving message Sequence of instructions like a CPU Jim |
|
|
|
嗨,
我在这篇文章中读过这篇文章 “部分重新配置 - XUP为此赞助了三所学校,我们没有其他学校的学校。” 现在怎么变了? 你还有其他机构的bandwitdh吗? 如何“开放”是你在大学里做研究的公关许可证? 我知道我必须向XUP申请许可证,但我知道申请此许可证的几个或大学都被拒绝了,所以我想知道你给这个许可证的标准是什么 谢谢 以上来自于谷歌翻译 以下为原文 Hi, I read in this post that "Partial Reconfiguration - the XUP sponsors three schools for this, and we have no bandwitdh for others." How changed is this now?? do you still have few bandwitdh for other institutions?? How "open" is your PR license for doing research in universities?? I know that i have to request a license to XUP, but i know a couple or universities that apply for this license and they were rejected, so i want to know what is the criteria that you follow to give this license thanks |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1176浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
587浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
451浏览 1评论
2005浏览 0评论
731浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 20:13 , Processed in 1.312280 second(s), Total 80, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号