IO放置是不可行的

@ tester11，
检查此AR：
https://www.xilinx.com/support/answers/56354.html
--Syed
--------------------------------------------------
-------------------------------------------请注意 - 请标记答案
如果提供的信息有用，请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------
--------------------------------------------------
-------------------
在原帖中查看解决方案



以下为原文

@tester11,
 
Check this AR:
https://www.xilinx.com/support/answers/56354.html
 
--Syed
---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
---------------------------------------------------------------------------------------------View solution in original post

你有太多的IO超载你的设计。
您可能在设计中定义了新的IO引脚，并忘记删除旧的分配。
不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。



以下为原文

you have overloaded your design with too many IO.   you probably defined new IO pins in the design, and forgot to delete the old assignments.
Don't forget to close a thread when possible by accepting a post as a solution.

@ tester11，
如果您的查询已被解决，那么请您通过标记@ jmccluskas的上述帖子“接受为解决方案”来关闭此主题
--Syed
--------------------------------------------------
-------------------------------------------请注意 - 请标记答案
如果提供的信息有用，请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------
--------------------------------------------------
-------------------



以下为原文

@tester11,
 
If your query is addressed then Can you please close this thread by marking the above post of @jmcclusk as "Accept as Solution"
 
--Syed
---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
---------------------------------------------------------------------------------------------

现在我面临这个错误，
[DRC UCIO-1]无约束逻辑端口：215个逻辑端口中的85个没有为用户分配特定位置约束（LOC）。
这可能导致I / O争用或与电路板电源或连接不兼容，从而影响性能，信号完整性或在极端情况下导致设备或其所连接的组件受损。
要更正此违规，请指定所有引脚位置。
除非所有逻辑端口都定义了用户指定的站点LOC约束，否则此设计将无法生成比特流。
要允许使用未指定的引脚位置创建比特流（不推荐），请使用以下命令：set_property SEVERITY {Warning} [get_drc_checks UCIO-1]。
注意：使用Vivado运行基础结构（例如，launch_runs Tcl命令）时，将此命令添加到.tcl文件，并将该文件添加为执行运行的write_bitstream步骤的预挂钩。
问题端口：GPIO_tri_o [3：0]，leds_4bits_tri_io [31：0]，ext_spi_clk_0，PmodOLEDrgb_out_0_pin10_io，PmodOLEDrgb_out_0_pin1_io，PmodOLEDrgb_out_0_pin2_io，PmodOLEDrgb_out_0_pin3_io，PmodOLEDrgb_out_0_pin4_io，PmodOLEDrgb_out_0_pin7_io，PmodOLEDrgb_out_0_pin8_io，PmodOLEDrgb_out_0_pin9_io，Pmod_out_0_pin10_io，Pmod_out_0_pin1_io，Pmod_out_0_pin2_io，Pmod_out_0_pin3_io ...和（第15
20个上市）。
所以我运行这个commandset_property SEVERITY {警告} [get_drc_checks UCIO-1]
但是我不知道如何将它保存在文件中并将其链接到write_bitstream。在Xilinx文档中，它说我应该在Project选项卡中选择Generate Tcl脚本，但我没有。



以下为原文

Now I am facing this error,
[DRC UCIO-1] Unconstrained Logical Port: 85 out of 215 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined. To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: GPIO_tri_o[3:0], leds_4bits_tri_io[31:0], ext_spi_clk_0, PmodOLEDrgb_out_0_pin10_io, PmodOLEDrgb_out_0_pin1_io, PmodOLEDrgb_out_0_pin2_io, PmodOLEDrgb_out_0_pin3_io, PmodOLEDrgb_out_0_pin4_io, PmodOLEDrgb_out_0_pin7_io, PmodOLEDrgb_out_0_pin8_io, PmodOLEDrgb_out_0_pin9_io, Pmod_out_0_pin10_io, Pmod_out_0_pin1_io, Pmod_out_0_pin2_io, Pmod_out_0_pin3_io... and (the first 15 of 20 listed).
So I run this command set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
but I don't know how to save it in a file and link it to the write_bitstream.In Xilinx documentation it says that I should choose in Generate Tcl script in Project tab but I don't have it.

@ tester11，
检查此AR：
https://www.xilinx.com/support/answers/56354.html
--Syed
--------------------------------------------------
-------------------------------------------请注意 - 请标记答案
如果提供的信息有用，请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------
--------------------------------------------------
-------------------



以下为原文

@tester11,
 
Check this AR:
https://www.xilinx.com/support/answers/56354.html
 
--Syed
---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
---------------------------------------------------------------------------------------------

这有帮助但是在SDK中我在xstatus.h中出现错误，即使我清理了项目
https://image.prntscr.com/image/4ciWWAr0RQOEw1bilagNGw.png
源代码文件夹上有一个X，表示文件中有错误，但没有文件上有X表示存在错误。



以下为原文

This helped but in the SDK I get an error in xstatus.h even if I cleaned the project 
https://image.prntscr.com/image/4ciWWAr0RQOEw1bilagNGw.png
The source code folder has an X on it that shows there is an error in a file but no file has an X on it showing that there is an error..

@ tester11，
你能否为SDK问题创建一个新的论坛帖子。
此外，由于实施问题已得到解决，请通过标记有助于“接受为解决方案”的帖子来关闭此主题
--Syed
--------------------------------------------------
-------------------------------------------请注意 - 请标记答案
如果提供的信息有用，请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------
--------------------------------------------------
-------------------



以下为原文

@tester11,
 
Can you please create a new forum post for SDK issue. Also since the implementation issue is resolved, please close this thread by marking the post which helped as "Accept as Solution"
 
--Syed
---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
---------------------------------------------------------------------------------------------