完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我最近升级到Vivado 2014.1。
对于曾经没有问题的bitgen的Zynq项目,我现在在实现过程中遇到此错误。 [Vivado_Tcl 4-131] Power Optimization遇到异常:错误:[通用17-70]应用程序异常:功率优化在/proj/buildscratch/builds/2014.1/continuous/20140404125757/src/shared/pwropt/core/gnet中止。 CPP:1216 如果我从implementationaiton禁用opt_design,它将继续执行,但我认为正确的放置和路由需要opt_design。 谢谢, 詹姆斯海姆辛 以上来自于谷歌翻译 以下为原文 I recently upgraded to Vivado 2014.1. For a Zynq project that used to bitgen without problems, I now get this error during implementation. [Vivado_Tcl 4-131] Power Optimization encountered an exception: ERROR: [Common 17-70] Application Exception: Power Optimization aborted at /proj/buildscratch/builds/2014.1/continuous/20140404125757/src/shared/pwropt/core/gnet.cpp:1216 If I disable opt_design from implementaiton, it proceeds past implementation, but I believe opt_design is required for proper placement and routing. Thanks, James Hemsing |
|
相关推荐
10个回答
|
|
这是已知的问题,并通过Vivado 2013.4得到修复
谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 this was known issue and got fixed with Vivado 2013.4 Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
我目前正在运行2014.1。
您提到的旧版本是否有修复,但最新版本没有? 以上来自于谷歌翻译 以下为原文 I am currently running 2014.1. Does the older version that you mention have the fix but the newest does not? |
|
|
|
嗨詹姆斯,
默认情况下,在opt_design阶段执行以下操作。 这包括Block RAM功耗优化。 重定目标(默认) 常量传播(默认) 扫描(默认) Block RAM功耗优化(默认) 如果要禁用“Block RAM power optimization”阶段(发生崩溃期间),请在opt_design的更多选项字段中写下以下开关。 这会跳过“Block RAM Power Optimization”阶段。 要么 在运行实现(opt_design)之前,可以通过运行以下命令来禁用BRAM电源优化: set_power_opt -cell_types {无} 是否可以分享测试用例? 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi James, The below operations are by default performed during opt_design phase. This includes Block RAM power optimization.
or The BRAM power optimization can be disabled by running the following command before running implementation (opt_design): set_power_opt –cell_types {none} Is it possible to share the test case? Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
当我添加这些标志时,实现失败,但这次没有错误。
日志也没有显示任何错误。 有没有办法强制opt_design提供更详细的输出? 以上来自于谷歌翻译 以下为原文 When I add these flags, the implementation fails but this time without an error. The log doesn't show any errors either. Is there a way to force the opt_design to give more detailed output? |
|
|
|
这很奇怪。
您可以尝试在GUI中的更多选项中添加-verbose选项吗? 以上来自于谷歌翻译 以下为原文 This is weird. Can you try adding -verbose option to more options in the GUI? |
|
|
|
感谢你们两位如此迅速地回应这个问题。
当我设置这些opt_design标志时,即使启用-verbose,它也无法实现日志中没有错误。 我附上了我的标志的屏幕截图以及实现日志文件。 其他背景:我的机器运行Ubuntu 14.04与GCC 4.8.2。 老Vivado(2013.4)/ Petalinux项目在这台机器上完成没有问题。 vivado_output.txt 257 KB 以上来自于谷歌翻译 以下为原文 Thanks to both of you for responding to this so quickly. When I set these opt_design flags, it just fails to implement with no errors in the log even with -verbose turned on. I've attached a screenshot of my flags as well as the implementation log file. Other context: my machine is running Ubuntu 14.04 with GCC 4.8.2. Older Vivado (2013.4)/Petalinux projects complete on this machine without problems. vivado_output.txt 257 KB |
|
|
|
嗨,
你看到崩溃或一些错误吗? 日志显示该工具正在运行place_design。 您可以尝试在支持的操作系统上运行设计吗? 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, Do you see a crash or some error? The log shows that the tool is running place_design. Can you try running the design on a supported OS? Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
我在一台虚拟机上安装了CentOS 6,它应该与RHEL6相同,现在我收到一条错误信息:
错误:[放置30-99] Placer因错误而失败:'IO Clock Placer因早期错误而停止。 /proj/buildscratch/builds/2014.1/continuous/20140404125757/build/include/ext/psta/Pool.hh:293内部错误在池中找不到对象索引。 正如您在附加的日志文件中看到的那样,没有其他错误消息(至少我可以告诉)。 同样,这是使用-verbose -retarget -propconst -sweep参数进行opt_design。 就像在我的Ubuntu上一样,如果opt_design保持其原始默认设置为无参数启用,则实现将无法在Vivado 2014.1上运行。 - 詹姆士 impl_log.txt 396 KB 以上来自于谷歌翻译 以下为原文 I installed CentOS 6 in a virtual machine which is supposed to be the same as RHEL6, and now I get an error message: ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer stopped due to earlier errors. Internal error in /proj/buildscratch/builds/2014.1/continuous/20140404125757/build/include/ext/psta/Pool.hh:293 object index not found in pool.' As you can see in the attached log file, there are no other error messages (at least that I can tell). Again, this is with -verbose -retarget -propconst -sweep arguments for opt_design. Just like on my Ubuntu, implementation will not run on Vivado 2014.1 if opt_design is left to its original default setting of being enabled with no arguments. - James impl_log.txt 396 KB |
|
|
|
嗨詹姆斯,
是否有可能分享设计? 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi James, Is it possible to share the design? Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
我有这个错误所以请修复什么,有人可以请求Vivado团队回复我只是想关闭所以我可以实现设计我正在使用Vivado 2017.2.1
在我为Power opt设计的选项添加的实现设置中: -retarget -propconst -sweep 这是对的吗 我切换到分布式RAM并使用这些选项似乎工作 感谢大家的惊人帮助 以上来自于谷歌翻译 以下为原文 I have that error so what is the fix please, could someone ask the Vivado team to reply I just want to switch off so I can implement the design and I am using Vivado 2017.2.1 in the implementation settings I added under options for the Power opt design this: -retarget -propconst -sweep is it correct I switched to Distributed RAM and with these options it seemed to work thanks everyone for the amazing help |
|
|
|
只有小组成员才能发言,加入小组>>
2380 浏览 7 评论
2797 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2262 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2428 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
755浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
543浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
365浏览 1评论
1961浏览 0评论
681浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-22 11:42 , Processed in 1.478119 second(s), Total 95, Slave 78 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号