完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好,我在zedboard中使用XPS创建了一个IP核。
我在PA中运行实现,有两个错误。 一个是“[Pack 2309]太多的”IOB“类型的粘合复合物被发现适合这种设备。” 另一个是“[Map 237]设计太大而无法适应设备。请查看”设计摘要“部分,了解设计的资源需求超出了设备中的可用资源。请注意报告的切片数量 可能无法准确反映,因为他们的包装可能尚未完成。“ 然而,该设计并不复杂,并且不像所描述的尖端那么大。 我在ISE中模拟了逻辑组件。 这是PA中的资源表。 我怎么能解决这个问题? 谢谢。 以上来自于谷歌翻译 以下为原文 hi,everyone,I created a IP core using XPS in zedboard. I run the implementation in PA,and there are two errors. One is that " [Pack 2309] Too many bonded comps of type "IOB" found to fit this device." ,and the other is that "[Map 237] The design is too large to fit the device. Please check the Design Summary section to see which resource requirement for your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as their packing might not have been completed." However, the design is not complicated and is not too large as the tips described. I have simulated the logic component in ISE. And this is the resource table in PA. How could I do with this problem? Thank you. |
|
相关推荐
6个回答
|
|
你想用哪种IP?
如果它与设备无关,我建议尝试使用其他设备。 这将确认问题是否与IP或设备部件有关。 问候 Sikta 以上来自于谷歌翻译 以下为原文 Which IP are you trying to use? If it has nothing to do with a device, I would suggest trying with a different device. This will confirm if the problem has to do with IP or the device part. Regards Sikta |
|
|
|
嗨,
错误表示设计中的IO端口数超过了设备中的IOB数。 检查设计中的顶级端口,看看是否可以减少它们。 否则瞄准更大的设备。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, The error says that the number of IO ports in the design exceeds the number of IOB's in the device. Check the top level ports in the design and see if you can reduce them. Else target a bigger device. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
你好
资源表清楚地表明您的设备使用了136%的IO(过度使用)设备中存在的IO数量。 你必须要处理这个问题,看起来你正在将逻辑端口作为顶级引脚。 问候,萨蒂什----------------------------------------------- --- --------------------------------------------请注意 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用的帖子。感谢.-- ---------------------------- --------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi The resource table clearly indicates that your desing is using 136% of IO's(overutilizing) the number of IO's present in the device. You have to take care of this,looks like you are making logical ports also as top level pins. Regards, Satish ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful. --------------------------------------------------------------------------------------------- |
|
|
|
我只是写了一个非常简单的ip核心,它只显示一个充满红色像素的静态图片。
主要问题是,任何选项是否可以优化合成和实现,绝对不是缺乏芯片资源。 我重写了逻辑电路,问题就没了。 以上来自于谷歌翻译 以下为原文 I just write a very easy ip core , it just displays a static picture ,full of red pixels. the main problem is that whether any option can optimize the sythesis and implementation, it is absolutely not the lack of the chip resource. I rewrite the logic circuit, and the problem gone. |
|
|
|
嗨,
错误表示设计中的顶级端口数超过了设备中的可用封装引脚。 该工具可以优化逻辑,但不能优化/删除顶级端口。 您需要像更改顶级端口的数量一样对设计进行更改。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, The error says that the number of top level ports in your design exceeds the available package pins in the device. The tool can optimize the logic but it cannot optimize/remove the top level ports. You need to make changes to the design as you did to reduce the number of top level ports. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
嗨,转到实施板。
谢谢,维杰----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 Hi, Moving to implementation board.Thanks,Vijay -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
只有小组成员才能发言,加入小组>>
2380 浏览 7 评论
2797 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2262 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2428 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
756浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
545浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
366浏览 1评论
1963浏览 0评论
682浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-23 07:18 , Processed in 1.266948 second(s), Total 89, Slave 72 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号