映射和布局布线中收到警告

嗨感谢您的重播。
当我使用分布式FIFO时我得到的警告，当我使用inbuilt-ram进行FIFO时，它被删除了。
在我的数据循环设计中，我在同一设计中使用了8个FIFO。
最后警告被删除。
由于这个警告，我无法看到设计的时间模拟。
RegardsSubash
在原帖中查看解决方案



以下为原文

Hi
Thanks for replaying . The warning i got when i am using the distributed FIFO and there are removed when i used inbuilt-ram for FIFO. In my design for some loop back of the data, i have used the 8 FIFO's in the same design. Final the warning is removed. Due to that warning i am unable see the time-simulation of the design.
 
 
 
Regards
Subash
 
 
View solution in original post

你好Subhash，
您可以查看此解决方案以及讨论类似问题的线程下方
http://forums.xilinx.com/t5/General-Technical-Discussion/Warning-PAR-288/td-p/86221
如果您希望获得警告说明或更好地附加测试用例，请详细说明您的设计。
问候，阿希什-----------------------------------------------
-  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  - -请注意-
如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .--------------------
--------------------------------------------------
------------------------



以下为原文

Hello Subhash,
 
You can check this answer record as well as below thread where similar issue is discussed
http://forums.xilinx.com/t5/General-Technical-Discussion/Warning-PAR-288/td-p/86221
Please elaborate more about your design in case you expect the explanation of warning or better attach testcase.
Regards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

嗨，
此警告消息清楚地表明消息中的信号没有负载。
检查您的设计是否存在驱动Mram_RAM207_RAMD_O的信号或是否已将其清除。
谢谢，
Manusha。



以下为原文

Hi,
 
This warning message clearly says that the signal in the message has no load.
Check in your design whether the signal that is driving the Mram_RAM207_RAMD_O is present or it was trimmed out.
 
Thanks,
Manusha.
 
 
 

嗨感谢您的重播。
当我使用分布式FIFO时我得到的警告，当我使用inbuilt-ram进行FIFO时，它被删除了。
在我的数据循环设计中，我在同一设计中使用了8个FIFO。
最后警告被删除。
由于这个警告，我无法看到设计的时间模拟。
RegardsSubash



以下为原文

Hi
Thanks for replaying . The warning i got when i am using the distributed FIFO and there are removed when i used inbuilt-ram for FIFO. In my design for some loop back of the data, i have used the 8 FIFO's in the same design. Final the warning is removed. Due to that warning i am unable see the time-simulation of the design.
 
 
 
Regards
Subash