完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好-
我的朋友和我正在尝试在位于xUPV5-LX110T板上的Virtex 5 FPGA上构建MicroBlaze系统,其中处理器包含数据高速缓存。 当有缓存未命中时,我们希望观察此系统的性能。 我们面临的主要问题是我们不确定如何让系统知道我们的程序将驻留在芯片BRAM以外的其他内存中。 我们是否应该使用MPMC,如果是这样,应该使用哪些总线将不同的外围设备连接在一起。 问候, 瓦埃勒 以上来自于谷歌翻译 以下为原文 Hello- My friend and I are trying to build a MicroBlaze system on a Virtex 5 FPGA residing on a XUPV5-LX110T board in which the processor contains a Data Cache. We would like to observe the performance of this system when there are cache misses. The main problem we are facing is that we are not sure how we should let the system know that our program will be residing in a different memory other than the on chip BRAM. Are we supposed to use the MPMC and if so what buses should be used to connect the different peripherals together. Regards, Wael |
|
相关推荐
9个回答
|
|
只需在Base System Builder中包含DDR外设即可。
然后,您可以从SDK中的链接描述文件更改应用程序的位置,堆和堆栈。 但请记住,如果您将应用程序放入片上BlockRam之外的其他任何东西,则需要通过SDK手动下载应用程序,或将其放入FLASH,并在BRAM中使用引导加载程序。 如果您只需要检查数据高速缓存的性能优势,最简单的解决方案可能是将堆重定位到DDR内存,将应用程序保留在BlockRam中。 每当您使用new或malloc创建变量时,它将被放置在堆上 - 您应该能够看到具有和不具有缓存的系统之间的显着性能差异。 以上来自于谷歌翻译 以下为原文 Just include the DDR peripheral in the Base System Builder. You can then change the location of your application, the heap and stacks from the linker script in the SDK. Remember though, that if you put the application into anything else than on-chip BlockRam, you will need to manually download the application through the SDK, or put it into FLASH, and have a bootloader in BRAM. If you just need to check the performance benefit of a data cache though, the easiest solution is probably to just relocate the heap to the DDR memory, keeping the application in BlockRam. Whenever you then create a variable using new or malloc, it will be placed on the heap - and you should be able to see a significant performance difference between systems with and without cache. |
|
|
|
谢谢你的建议。
我在使用BSB时感到困惑。 我附上了两个屏幕截图: - 第一个显示我选择在我的系统中出现的组件。 - 第二个显示我被迫使用DDR作为缓存。 我不能让程序驻留在DDR中,然后是onchip BRAM中的缓存吗? 至于你的建议,我在哪里可以将堆重新定位到DDR? 我需要遵循哪些步骤? 以上来自于谷歌翻译 以下为原文 Thank you for the advice. I'm getting confused when using the BSB. I've attached two screen shots: -The first one shows what components I selected to be present in my system. -The second one shows that I'm forced to use DDR as the cache memory. Can't I just have the program residing in DDR and then the cache in the onchip BRAM? As for your suggestion, where can I relocate the heap to the DDR? What steps do I need to follow? |
|
|
|
尝试阅读图片中的文字。
您在缓存屏幕中选择的内存是生成chache的内存 - 而不是缓存所在的位置。 以上来自于谷歌翻译 以下为原文 Try reading the text in the picture. The memory you select in the cache screen is the memory to generate chache for - not where the cache will be located. |
|
|
|
好的,现在一切都很有意义。
你能告诉我更多关于如何将堆移动到DDR的信息吗? 问候, 瓦埃勒 以上来自于谷歌翻译 以下为原文 OK great everything makes sense now. Can you please tell me more about how to move the heap to the DDR? Regards, Wael |
|
|
|
在SDK中,在Project Explorer中右键单击您的项目,然后选择“Generate Linker Script”。
从这里你只需将“堆放和堆叠”改为DDR ram,并给它们一些尺寸(每个几千字节应该足以进行简单的测试)。 以上来自于谷歌翻译 以下为原文 In the SDK, right-click your project in the Project Explorer and select "Generate Linker Script". From here you just change the "Place Heap and Stack in" to the DDR ram, and give them both some size (a few kilobytes for each should be more than enough for a simple test). |
|
|
|
None
以上来自于谷歌翻译 以下为原文 Hi, To move the sections of application to DDR. http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/SDK_doc/reference/sdk_u_linker_script.htm Thnx ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
该截图来自SDK的第11版 - 它在v12中略有变化 - 尽管原理当然是相同的;)
以上来自于谷歌翻译 以下为原文 That screenshot is from v11 of the SDK though - it has changed slightly in v12 - although the principles are the same of course ;) |
|
|
|
你好-
我们已经将MPMC核心添加到我们正在尝试构建的系统中。 问题是,一旦我们尝试配置控制器,我们就无法在下拉列表中找到我们的内存部分(MT4HTF3264HY-667F1)。 有关如何添加配置文件的任何想法? 我们正在使用EDK版本。 12.2 谢谢 以上来自于谷歌翻译 以下为原文 Hello- We've added the MPMC core to the system we are trying to build. The problem is that we cannot find our memory part (MT4HTF3264HY-667F1) in the dropdown list once we try to configure the controller. Any idea on how to add the configuration file? We are using EDK ver. 12.2 Thanks |
|
|
|
嗨,
如果您没有看到正在使用的内存部件,请按照此过程操作。 http://www.xilinx.com/support/answers/29641.htm 日Thnx -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用,请回答“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- --------------------- 以上来自于谷歌翻译 以下为原文 Hi, If you dont see the memory part you are using, follow this procedure. http://www.xilinx.com/support/answers/29641.htm Thnx ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1150浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
582浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
448浏览 1评论
2003浏览 0评论
727浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 21:12 , Processed in 1.476564 second(s), Total 90, Slave 75 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号