完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
The loop filter's BW is so strange on my HMC838 board, The BW gets so large at lower frequency(1.62GHz) and get smaller at high frequency(1.67Ghz). and also the phase noise get worse at low frequency, and actually it is not good enough at high frequency. the settings of the design are: Fref:19.2MHz, PFD:19.2MHz, Fout:16.GHz~1.7GHz, BW:50KHz. there are two plots were attached. Any suggestions? Thanks!
|
|
相关推荐
2个回答
|
|
|
|
|
|
I think you asked the same question in Chinese. The loop bandwidth will not vary a lot over different freq since the VCO inside the part is really narrow band. We suggest you double check your loop filter or use the loop in the datasheet with 50MHz Ref.
|
|
|
|
只有小组成员才能发言,加入小组>>
ADP5092 SYS端口为2.09V,但是REG_OUT为0是什么原因?
1547 浏览 1 评论
ad7193差分输入ain1与ain2差是正值时,读到电压与实际值误差小,但为负值值,误差就变的很大
4019 浏览 2 评论
8704 浏览 1 评论
2971 浏览 1 评论
6823 浏览 2 评论
ADC3442采集,分析数据出现有规则毛刺,请问是哪方面的问题啊?
974浏览 3评论
AD7190状态寄存器一直是0x80,连续转换模式下RDY不拉低
1292浏览 2评论
1196浏览 2评论
979浏览 1评论
919浏览 1评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-6-27 00:24 , Processed in 0.781858 second(s), Total 78, Slave 62 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191