Mainly useCombinationalLogic to do the decoding –Address decoder –Fifo/Ram Read or Write pulse ??The output logic does not have any relationship with any clocking signal ??Usually the Decoding Glitch can be monitored at the output signal
Usually the circuit design will involve with different kind of Flip-Flop –D type, JK type, RS type or T type ??The output logic is fully control by the rising edge or falling edge of the same clocking signal ??No Glitch will be experienced at the output signal