1. Tmer0 配置: 2. Timer1 说明:仅仅是由Timer1 Block决定的 配置: 3. UART0 说明:UART0的配置是由2个Blocks决定的分别是 UART0 Data Block, and UART0 Flow Control Block 配置: 4. UART1 说明:UART1不同于UART0,仅仅支持数据pins而不支持溢出控制pins,所以由仅仅Timer1 Block决定 配置: 5. PWM0 说明:仅仅是由UART0 Flow Control Block决定 配置: 6. PWM1 说明:仅仅是由PWM1 Block决定的 配置: 7. PWM2 说明:仅仅是由CLKOUT Block决定的 配置: 8. CLKOUT0 说明:仅仅是由CLKOUT Block决定的 配置: 9. PCI(巨复杂) 说明:PCI是由 Host Block EMIFA/VPSS Block Sub-Block 0 and Sub-Block 3 PCI Data Block GPIO Block 决定 配置:参见P116页 Note: The EMIFA/VPSS Block is divided into multiple sub-blocks for ultimate flexibility in pin multiplexing to accommodate a wide variety of applications: 1. Sub-Block 0: multiplexedbetween VPFE, EMIFA data/address/control pins, PCI, andGPIO. 2. mSub-Block 1: multiplexedbetween VPBE, EMIFA data/address/control pins, andGPIO. 3. Sub-Block 2: no multiplexing. EMIFA control pinsEM_WAIT/(RDY/BSY), EM_OE,EM_WE. 4. Sub-Block 3: multiplexedbetween EMIFA address pins EM_A[12:6], PCI, and GPIO. 10.McBSP0 说明:Serial PortSub-Block0, and Timer0 Block 配置: 11.McBSP1 说明:Serial Port Sub-Block1, and Timer0 Block 配置同上
|