CAN总线控制器Verilog代码

CAN总线控制器Verilog代码.rar

CAN总线控制器Verilog代码.rar (59.72 KB, 下载次数: 55 )

CAN总线控制器Verilog代码

//////////////////////////////////////////////////////////////////////
////                                                             ////
////                                                             ////
//// Copyright (C) 2002, 2003, 2004 Authors                      ////
////                                                             ////
//// This source file may be used and distributed without       ////
//// restriction provided that this copyright statement is not ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                             ////
//// This source file is free software; you can redistribute it ////
//// and/or modify it under the terms of the GNU Lesser General ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any ////
//// later version.                                              ////
////                                                             ////
//// This source is distributed in the hope that it will be    ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR    ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                    ////
////                                                             ////
//// You should have received a copy of the GNU Lesser General ////
//// Public License along with this source; if not, download it ////
////
////                                                             ////
//// The CAN protocol is developed by Robert Bosch GmbH and    ////
//// protected by patents. Anybody who wants to implement this ////
//// CAN IP core on silicon has to obtain a CAN protocol license  ////
//// from Bosch.                                                 ////
////                                                             ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: README.txt,v $
// Revision 1.1  2004/05/12 15:58:41  igorm
// Core improved to pass all tests with the Bosch VHDL Reference system.
//
//
//
//

This CAN Controller was tested with the Bosch VHDL Reference Model and
passed all the tests. Because of the licensing issue it can not be
published on the Opencores web site.
The Can Controller was also implemented in real HW (12 boards
were constantly talking to each other).
The included test bench is not a real test bench and should be improved.
However a volunteer is needed for such a job. I can provide some help
but am not willing to write it by myself.
Best regards,
  Igor Mohor

changhaibei · 2013-3-4 21:40:23

很好的东西

沐何箭 · 2013-3-6 19:28:05

学习了

1653427817.348800 · 2013-3-9 21:58:16

学习了

搜索历史

CAN总线控制器Verilog代码

相关推荐

3 条评论

评论

精选推荐

热门帖

浏览过的版块

站长推荐 /9