完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
在配置ADAR7251后,AD_fault=0,通过读取寄存器信息,总是提示Clock Loss Error,请问这是什么原因造成的。
配置方式如下:时钟选取30MHz,采用master 串行工作模式 4'd0://CLOCK CONTROL REGISTER begin spi_addr<=16'h0000;//Uses the PLL output for the internal master clock, or bypasses the PLL spi_in<=16'h0001;//CLK_CTRL=1 end 4'd1://PLL DENOMINATOR REGISTER begin spi_addr<=16'h0001;//Sets the 16-bit denominator of the fractional part (M) spi_in<=16'h0064;////PLL_DEN=100 end 4'd2://PLL NUMERATOR REGISTER begin spi_addr<=16'h0002;//Sets the 16-bit numerator of the fractional part (N) spi_in<=16'h0054;//PLL_NUM==84 end 4'd3://PLL CONTROL REGISTER begin spi_addr<=16'h0003;//Sets the PLL mode, PLL enable, 4-bit integer multiplier (R), and 4-bit integer divider (X) spi_in<=16'h3813;//PLL_CTRL=0x3813 end 4'd4://POWER ENABLE REGISTER begin spi_addr<=16'h0042;//POWER_ENABLE spi_in<=16'h03FF;// end 4'd5://MASTER ENABLE SWITCH REGISTER begin spi_addr<=16'h0040;//Master Enable Switch. spi_in<=16'h0001;//MASTER_ENABLE=1 end 4'd6://SIGNAL PATH FOR ADC 1 THROUGH ADC 4 REGISTER begin spi_addr<=16'h0102;//LNA PGA EQ Path. spi_in<=16'h2222;//LNA PGA Path (Bypass EQ). end 4'd7://DECIMATOR RATE CONTROL REGISTER begin spi_addr<=16'h0140;//DECIM_RATE spi_in<=16'h0003;//0,1==not use;2=1.8MSPS;3=1.2MSPS;4=900KSPS;5=600KSPS;6=450KSPS;7=300KSPS; end 4'd8://HIGH PASS FILTER CONTROL REGISTER begin spi_addr<=16'h0141;//HIGH_PASS spi_in<=16'h0018; end 4'd9://SERIAL OUTPUT PORT CONTROL REGISTER begin spi_addr<=16'h01c0;//SERIAL_MODE spi_in<=16'h0040;//master end 4'd10://ADC DIGITAL OUTPUT MODE REGISTER begin spi_addr<=16'h01c2;//OUTPUT_MODE spi_in<=16'h0002;//CONV_START Function is Disabled end 4'd11://ADC TEST REGISTER begin spi_addr<=16'h0301;//ADC_SETTING1 spi_in<=16'h0304; end 4'd12://ADC TEST REGISTER begin spi_addr<=16'h0308;//ADC_SETTING2 spi_in<=16'h0000; end 4'd13://DIGITAL FILTER SYNC ENABLE REGISTER begin spi_addr<=16'h030e;//DEJITTER_WINDOW spi_in<=16'h0000;//Digital Filter Sync Disable end 4'd14:///CLOCK CONTROL REGISTER begin spi_addr<=16'h0000;//Uses the PLL output for the internal master clock, or bypasses the PLL spi_in<=16'h0000;//CLK_CTRL=0 end |
|
相关推荐
|
|
你正在撰写答案
如果你是对答案或其他答案精选点评或询问,请使用“评论”功能。
769 浏览 0 评论
679 浏览 0 评论
1009 浏览 3 评论
989 浏览 0 评论
如图,这个电路给超级电容充电,该怎么理解呢?为啥要用两个负载开关?第二个是啥作用?还有旁边的电阻?
1003 浏览 3 评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-5-16 12:39 , Processed in 0.466794 second(s), Total 41, Slave 34 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号