[问答]

调试imx307效果的时候预览图像始终有些轻微抖动怎么解决？

723 RK3288

问答对人有帮助，内容完整，我也想知道答案 0 调试imx307效果的时候预览图像始终有些轻微抖动怎么解决？ 0
2022-3-3 06:13:55　　评论淘帖0 邀请回答您可以邀请以下用户，快速回答问题 × liutiefu 该类别下有 26 个回答。邀请回答 ze55me 该类别下有 20 个回答。邀请回答 tigerwang711 该类别下有 20 个回答。邀请回答杀狼000 该类别下有 19 个回答。邀请回答 zhuzb0754 该类别下有 19 个回答。邀请回答冰箱洗衣机该类别下有 18 个回答。邀请回答 YYXIAO 该类别下有 18 个回答。邀请回答河神大人该类别下有 17 个回答。邀请回答 mede1001 该类别下有 17 个回答。邀请回答安德森大该类别下有 17 个回答。邀请回答 CDCNKA 该类别下有 17 个回答。邀请回答 jjll652 该类别下有 17 个回答。邀请回答熊本熊该类别下有 16 个回答。邀请回答 YOYOOO 该类别下有 16 个回答。邀请回答麻酱该类别下有 16 个回答。邀请回答世态薄凉该类别下有 16 个回答。邀请回答 musicalboy 该类别下有 15 个回答。邀请回答万航渡路该类别下有 15 个回答。邀请回答 wuli北该类别下有 15 个回答。邀请回答五斤麻辣油该类别下有 15 个回答。邀请回答举报他在笑相关推荐 • Altium Designer 如何预览3D效果？？？？？？？？？/ 13550 • labview怎么在修改项目子vi的时候实时预览项目生成效果，而不是每次生成EXE出来再看效果？？ 2006 • DCC调整gamma曲线后能否预览调整后的gamma曲线显示效果 1303 • 放大电路什么时候会产生轻微振荡？ 808 • 求教下各位大神，我在用MPU6050解算姿态的时候，得到的ROLL始终有问题。 5616 • 如何去除鼠标箭头所在位置始终有放大功能图框？ 3374 • 有偿调试rk3288平台图像效果 2579 • 键盘检测c语言编程问题和ps7219芯片应用编程问题 2818 • usb device驱动始终是叹号是什么原因呢？ 762 • 烧录触摸屏实验程序出现偏离应如何解决？ 1800 1个回答

答案对人有帮助，有参考价值 0 < > 1. 在调试imx307 效果的时候，预览图像的时候始终有些轻微抖动，后面发现是camera是时钟不对。 imx307要求是时钟是37.125M，设置的时钟也是37.125M，而平台分出来是时钟确只有35.5M，没有37.125M，需要打补丁。 PLL_NPLL分频cif clk out 37.125M补丁如下： diff --git a/kernel/arch/arm/boot/dts/rk3288.dtsi b/kernel/arch/arm/boot/dts/rk3288.dtsi index 38cda53..ffaf5c3 100755 --- a/kernel/arch/arm/boot/dts/rk3288.dtsi +++ b/kernel/arch/arm/boot/dts/rk3288.dtsi @@ -1195,6 +1195,10 @@ compatible = "rockchip,rk3288-isp", "rockchip,isp"; reg = <0x0 0xff910000 0x0 0x4000>; interrupts = ; + //start for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add + assigned-clocks = <&cru PLL_NPLL>, <&cru SCLK_VIP_SRC>, <&cru SCLK_VIP_OUT>; + assigned-clock-rates = <594000000>, <594000000>, <37125000>; + //end for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add power-domains = <&power RK3288_PD_VIO>; clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>, <&cru SCLK_ISP>, diff --git a/kernel/drivers/clk/rockchip/clk-rk3288.c b/kernel/drivers/clk/rockchip/clk-rk3288.c index b0168c7..4763030 100755 --- a/kernel/drivers/clk/rockchip/clk-rk3288.c +++ b/kernel/drivers/clk/rockchip/clk-rk3288.c @@ -469,7 +469,10 @@ static struct rockchip_clk_branch rk3288_clk_branches[] __initdata = { RK3288_CLKSEL_CON(42), 14, 2, MFLAGS, 8, 5, DFLAGS, RK3288_CLKGATE_CON(13), 15, GFLAGS), - COMPOSITE_NODIV(0, "vip_src", mux_pll_src_cpll_gpll_p, 0, + //start for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add + //COMPOSITE_NODIV(0, "vip_src", mux_pll_src_cpll_gpll_p, 0, + COMPOSITE_NODIV(SCLK_VIP_SRC, "vip_src", mux_pll_src_cpll_gpll_p, 0, + //end for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add RK3288_CLKSEL_CON(26), 8, 1, MFLAGS, RK3288_CLKGATE_CON(3), 7, GFLAGS), COMPOSITE_NOGATE(SCLK_VIP_OUT, "sclk_vip_out", mux_vip_out_p, 0, diff --git a/kernel/drivers/media/video/rk_camsys/camsys_cif.c b/kernel/drivers/media/video/rk_camsys/camsys_cif.c old mode 100644 new mode 100755 index fce0784..a597ea6 --- a/kernel/drivers/media/video/rk_camsys/camsys_cif.c +++ b/kernel/drivers/media/video/rk_camsys/camsys_cif.c @@ -148,7 +148,9 @@ static int camsys_cif_clkout_cb(void ptr, unsigned int on, unsigned int clkin) spin_lock(&clk->lock); if (on && (clk->out_on != on)) { clk_prepare_enable(clk->cif_clk_out); - clk_set_rate(clk->cif_clk_out, clkin); + //start for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add + //clk_set_rate(clk->cif_clk_out, clkin); + //end for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add clk->out_on = on; camsys_trace(1, "%s clock out(rate: %dHz) turn on", diff --git a/kernel/drivers/media/video/rk_camsys/camsys_marvin.c b/kernel/drivers/media/video/rk_camsys/camsys_marvin.c old mode 100644 new mode 100755 index bef1dc1..cfe2974 --- a/kernel/drivers/media/video/rk_camsys/camsys_marvin.c +++ b/kernel/drivers/media/video/rk_camsys/camsys_marvin.c @@ -683,7 +683,9 @@ static int camsys_mrv_clkout_cb(void ptr, unsigned int on, unsigned int inclk) mutex_lock(&clk->lock); if (on && (clk->out_on != on)) { - clk_set_rate(clk->cif_clk_out, inclk); + //start for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add + //clk_set_rate(clk->cif_clk_out, inclk); + //end for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add clk_prepare_enable(clk->cif_clk_out); clk->out_on = on; camsys_trace(1, "%s clock out(rate: %dHz) turn on", diff --git a/kernel/include/dt-bindings/clock/rk3288-cru.h b/kernel/include/dt-bindings/clock/rk3288-cru.h old mode 100644 new mode 100755 index 6cb872f..c4d55f0 --- a/kernel/include/dt-bindings/clock/rk3288-cru.h +++ b/kernel/include/dt-bindings/clock/rk3288-cru.h @@ -91,6 +91,7 @@ #define SCLK_VIP_OUT 127 #define SCLK_DDRCLK 128 #define SCLK_I2S_SRC 129 +#define SCLK_VIP_SRC 135 #define SCLK_MAC_PLL 150 #define SCLK_MAC 151 (END) 打上补丁后imx307的mclk 37.125M正常了，预览界面也不会有抖动了，显示效果也得到了改善；可以通过adb 查看clk是否正确： cat ./sys/kernel/debug/clk/clk_summary \|grep vip vip_src 1 1 594000000 0 0 sclk_vip_out 1 3 37125000 0 0 2. 但又出现了新的问题，打上补丁后，导致100M以太网无法使用了。我们用100M以太网是由rk3288提供分频50M，以太网50M是由PLL_NPLL分出来了，PLL_NPLL默认是500M，是可以正常分出50M的。但是打上cif clk 37.125M补丁后，NPLL改成594M后，无法分出50M了，导致100M以太网无法使用了。问题找到了，但两个问题是冲突的，二者只能取其一，母时钟还是不能乱动的，一动其他孩子可能就要断奶了。只能找其他方法了，把整个时钟树列出来发现GPLL默认时钟就是594M，于是我们可以选着GPLL作为sclk_vip_out的母时钟，既能分出37.125M，又不用改母时钟频率，这样camera IMX307和以太网都可以正常使用了，补丁如下： diff --git a/kernel/arch/arm/boot/dts/rk3288.dtsi b/kernel/arch/arm/boot/dts/rk3288.dtsi index ffaf5c3..a025a91 100755 --- a/kernel/arch/arm/boot/dts/rk3288.dtsi +++ b/kernel/arch/arm/boot/dts/rk3288.dtsi @@ -1196,7 +1196,7 @@ reg = <0x0 0xff910000 0x0 0x4000>; interrupts = ; //start for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add - assigned-clocks = <&cru PLL_NPLL>, <&cru SCLK_VIP_SRC>, <&cru SCLK_VIP_OUT>; + assigned-clocks = <&cru PLL_GPLL>, <&cru SCLK_VIP_SRC>, <&cru SCLK_VIP_OUT>; assigned-clock-rates = <594000000>, <594000000>, <37125000>; //end for camera IMX307 mclk "sclk_vip_out" set 37.125M by lpz add power-domains = <&power RK3288_PD_VIO>;

2022-3-3 14:16:47 评论举报李淳鑫