完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,我正在使用上面的压缩文件来实现I2C通信协议。我已经完成了ASIC流程,除了在Spartan 3E Kit上测试它。你能指导我实现它。谢谢你,
I2C_Code.zip 14 KB 以上来自于谷歌翻译 以下为原文 Hi, I'm using the above zipped file to implement an I2C Communication protocol. I'm done with ASIC Flow except testing it on Spartan 3E Kit. Can you please guide me in implementing it. Thank you, |
|
相关推荐
1个回答
|
|
嗨,
你的陈述有点矛盾。 如果您尚未在FPGA上测试/验证IP-Core的功能,为什么还要完成ASIC流程? 如果你的核心没有按预期工作,那么所有的工作都会被浪费掉。 我看到你有一个测试平台。 核心模拟得好吗? 如果您使用ISE进行FPGA流程,只需加载源代码,编写UCF文件以将I / O信号分配给器件引脚即可完成。 但你应该考虑一件事:核心应该如何为自己工作,因为它只是一个界面。 也许您应该添加一些功能来执行与核心的发送和接收操作,以便看到它正常工作。 在虚空中实现这样的接口并不是非常有用。 但是,在提供必要的设置后,只需单击“生成位文件”,流程将自动执行从Synthesis到P& R的所有步骤。 当一切运行没有错误时,您可以将位文件下载到FPGA并进行测试,无论是什么。 有一个很好的综合 Eilert 以上来自于谷歌翻译 以下为原文 Hi, your statement is kind of contradicting. If you haven't tested/verified the function of your IP-Core on an FPGA yet, why have you already completed an ASIC flow? If your core doesn't work as expected, all the work would be wasted. I see that you have a testbench. Did the core simulate well? If you are using ISE for the FPGA flow, just load your sources, write an UCF file to assign the I/O signals to device pins and you are almost done. But you should think about one thing: How is the core supposed to work for itself, since it's just an interface. Maybe you should add some functionality that performs send and receive operations with the core in order to see it working. Having such an interface implemented in the void isn't very usefull. However, after you have provided the necessary settings just click on "Generate Bitfile" and the flow will run through all the steps, from Synthesis to P&R automatically. When everything ran without errors, you can download the bitfile to your FPGA and do your testing, whatever that will be. Have a nice synthesis Eilert |
|
|
|
只有小组成员才能发言,加入小组>>
2291 浏览 7 评论
2701 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2186 浏览 9 评论
3262 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2332 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
598浏览 1评论
1662浏览 1评论
159浏览 1评论
在使用xc5vsx95T时JTAG扫片不成功,测量TDO无信号输出
2314浏览 0评论
631浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-9-1 21:26 , Processed in 1.023371 second(s), Total 48, Slave 41 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191