完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
你好
你能否告诉我Vivado之间电路设计的区别是什么?让我们说Ltspice? 谢谢 以上来自于谷歌翻译 以下为原文 Hello Could you please tell me what is the differences in circuit design between Vivado and lets say Ltspice? Thank you |
|
相关推荐
3个回答
|
|
没有直接比较,因为它们都是完全的工具和应用程序。
Vivado是Xilinx的工具,用于针对Xilinx FPGA的逻辑设计。 请阅读Xilinx网络上的FPGA详细信息。 FPGA是高端可编程逻辑器件。 LTspice用于模拟模拟设计。 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 there is no direct comparison as both are completely tools and application. Vivado is tool from Xilinx which use to target logic deisgn targeting for Xilinx FPGA . Please read the FPGA details on Xilinx webs . FPGAs are high end programmable logic device. LTspice is use simulating analog design .Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution.View solution in original post |
|
|
|
没有直接比较,因为它们都是完全的工具和应用程序。
Vivado是Xilinx的工具,用于针对Xilinx FPGA的逻辑设计。 请阅读Xilinx网络上的FPGA详细信息。 FPGA是高端可编程逻辑器件。 LTspice用于模拟模拟设计。 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 there is no direct comparison as both are completely tools and application. Vivado is tool from Xilinx which use to target logic deisgn targeting for Xilinx FPGA . Please read the FPGA details on Xilinx webs . FPGAs are high end programmable logic device. LTspice is use simulating analog design .Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
有点像问“三星液晶电视和波音737有什么区别?”
列出相似之处要比列出差异容易得多。 相似之处在于它们都是用于电子设计工作的软件包。 就是这样。 其他一切都不同。 LTspice是一个模拟模拟电路的工具,注意电压电平,上升/下降时间,固化剂等。因为它关注模拟效应,它需要大量关于每个组件的信息,并且它相对较慢(对大多数人来说都很好) 模拟电路,但你不想在其上模拟一个百万门FPGA。 Vivado是用于编程Xilinx FPGA的工具。 这包括快速模拟数字电路的能力(因此它可以合理快速地模拟百万门FPGA),从HDL代码模拟,将HDL代码合成到网表中,优化这些网表,将网表映射到FPGA架构,编程FPGA,并提供 输出允许像Xilinx SDK这样的程序在FPGA上编程嵌入式处理器。 Vivado不是为进行通用电路仿真而设计的,尤其不是模拟电路仿真。 如果您需要设计模拟电路或模拟效果很重要的数字电路,LTspice(或类似工具)是合适的。 如果你需要在Xilinx FPGA上做任何事情,可能包括设计极其复杂的数字逻辑,Vivado是工作的正确工具(也是工作的唯一工具,因为没有其他工作可行)。 以上来自于谷歌翻译 以下为原文 Sort of like asking "what's the difference between a Samsung LCD TV and a Boeing 737?" It's far easier to list the similarities than to list the differences. The similarities are that they're both software packages that are used for electronic design work. That's about it. Everything else is different. LTspice is a tool for simulating analogue circuits, paying attention to voltage levels, rise/fall times, curents, etc. Because it's looking at analogue effects, it requires a huge amount of information about each component, and it's relatively slow (fine for most analogue circuits, but you would not want to simulate a million-gate FPGA on it). Vivado is a tool for programming Xilinx FPGAs. This includes the ability to simulate digital circuits quickly (so it can simulate a million-gate FPGA reasonably fast), simulate from HDL code, synthesise HDL code into netlists, optimize those netlists, map netlists into FPGA fabric, program the FPGA, and provide outputs that allow a program like Xilinx SDK to program embedded processors on the FPGA. Vivado is not designed for doing general-purpose circuit simulation, and especially not analogue circuit simulation. If you need to design an analogue circuit, or a digital one where analogue effects are significant, LTspice (or a similar tool) is suitable. If you need to do anything at all on a Xilinx FPGA, possibly including designing hugely complex digital logic, Vivado is the correct tool for the job (and also the only tool for the job, because nothing else will work). |
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2803 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2438 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
767浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
551浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
381浏览 1评论
1974浏览 0评论
691浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-27 16:41 , Processed in 1.199466 second(s), Total 79, Slave 63 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号