完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
各位大家好,
我目前正在使用Simulink在Virtex 7上实现一个过滤器,我想知道如何处理我的常量以便资源友好并且不会因为大量路由而出错。 这是我的问题的概念:我已经说过300个过滤块了。 每个滤波器块的系数h0不会与输入信号相乘,而只是作为单个字常量添加到其余部分。 现在我真的不知道为每个过滤器块添加一个常量块或者构建一个常量块并将其路由到所有过滤器是否更好。 任何人都可以给我一个经验法则如何处理这样的问题? 常量如何存储在FPGA中。 我怀疑它会存放在Luts中吗? 对于一个单词来说,这会浪费资源吗? 任何建议都将受到高度赞赏。 提前致谢。 此致,Lenni 以上来自于谷歌翻译 以下为原文 Hi there everybody, I'm currently implementing a filter on a Virtex 7 using Simulink and I was wondering how I should handle my constants to be resource friendly and not prone to errors due to extensive routing. Here is an idea of my problem: I have let's say 300 filter blocks. The coefficient h0 of every filter block will not be multiplied with an incoming signal but simply be added to the rest as a single word constant. Now I don't really know whether it would be better to add a constant block to every filter block or rather build a single constant block and route it to all the filters. Can anyone give me a rule of thumb how to handle such a problem? How is the constant stored in the FPGA. I doubt it will be stored in Luts will it? For a single word that would be quite a waste of resources right? Any suggestions would be highly appreciated. Thanks in advance. Regards, Lenni |
|
相关推荐
4个回答
|
|
您可以使用任何一种方式来获取相同的资源。
我相信综合过程可以照顾推断一组资源。 您可以尝试使用XILINX FIR模块。 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 You can use either way it should take the same resource . I believe synthesis process can take care for inferring set of resources. You may try to use XILINX FIR blocks .Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution.View solution in original post |
|
|
|
您可以使用任何一种方式来获取相同的资源。
我相信综合过程可以照顾推断一组资源。 您可以尝试使用XILINX FIR模块。 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 You can use either way it should take the same resource . I believe synthesis process can take care for inferring set of resources. You may try to use XILINX FIR blocks .Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
我真的没有看到FIR Block应该如何帮助我解决这些常数?!
然后我希望综合工具能够再次做好;)感谢您的快速解答! 以上来自于谷歌翻译 以下为原文 I don't really see how the FIR Block is supposed to help me with the constants?! Then I will hope that the synthesis tool will do a good job again ;) Thanks for the quick answer! |
|
|
|
无论您使用单个还是多个常数都无关紧要。合成工具会将其优化为单个滤波器本地的寄存器或存储器的初始值。
www.xilinx.com 以上来自于谷歌翻译 以下为原文 It doesn't matter whether you use a single vs multiple constants. The synthesis tool will optimize it down to initial values for registers or memories local to the individual filter either way. www.xilinx.com |
|
|
|
只有小组成员才能发言,加入小组>>
2384 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2431 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
759浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
548浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
371浏览 1评论
1966浏览 0评论
685浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-25 19:07 , Processed in 1.220405 second(s), Total 83, Slave 66 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号