完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我想将FPGA板连接到PLANET ENW-9701千兆光纤适配器,即使用SFP和光纤电缆的网卡。 我已经生成了一个以太网1000Base-X IP核,同时启用了自动协商和MDIO。 现在有一个名为PHYAD [4:0](物理地址)的信号。 我不知道如何填写这个信号。 我知道它应该在1到31之间,但哪一个是正确的? 是可选还是不? 你能指导我吗? 谢谢 以上来自于谷歌翻译 以下为原文 Hello, I want to connect the FPGA board to PLANET ENW-9701 Gigabit Fiber Adapter, that is a network card by using SFPs and optical fiber cable. i've generated an Ethernet 1000Base-X IP Core while auto negotiation and MDIO are enable. Now there is a signal called PHYAD[4:0] (Physical address). I do'nt know how can I fill this signal. I know it sould be between 1 to 31 but which one is correct? Is it optional or no? Could you please guide me? Thanks |
|
相关推荐
4个回答
|
|
嗨,
请查看以下文档的第52页。 http://www.xilinx.com/support/documentation/ip_documentation/gig_eth_pcs_pma/v11_4/pg047-gig-eth-pcs-pma.pdf 它会回答你的问题。 问候, KR -------------------------------------------------- --------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用的帖子。感谢 - ------------------------- ------------------------ ------------------- 以上来自于谷歌翻译 以下为原文 Hi, Have a look at the page 52 of the below document. http://www.xilinx.com/support/documentation/ip_documentation/gig_eth_pcs_pma/v11_4/pg047-gig-eth-pcs-pma.pdf It will answer your question. Regards, KR ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful. --------------------------------------------------------------------------------------------- |
|
|
|
HI Huppa,
PHYAD是notopitonal,需要访问MDIO寄存器。 您在核心的GUI配置中选择的值应该用于访问寄存器。 您可以在Koti推荐的文档中找到更多详细信息。 问候,萨蒂什----------------------------------------------- --- --------------------------------------------请注意 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用的帖子。感谢.-- ---------------------------- --------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 HI Huppa, The PHYAD is not opitonal and it is required to access the MDIO registers. The value you selected in the GUI configuration of the core should be used to access the registers. You can find more details in the doc referred by Koti. Regards, Satish ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful. --------------------------------------------------------------------------------------------- |
|
|
|
你好,
谢谢你的回复。 我已经阅读了pg047文档的物理地址(PHYAD)部分。 我知道它应该是介于1到31之间的值,但这是你有多个PHY的时间,但现在我只有一个phy。 所以,因为我不知道PHY地址。 关于可选我的意思是选择1到31之间的值是可选的ot no? 这意味着当我只有一个phy时,select PHYAD = 1或PHYAD = 31之间的区别是什么? 谢谢 以上来自于谷歌翻译 以下为原文 Hello, Thanks for your replies. I've read Physical Address (PHYAD) part of pg047 document. I know it should be a value between 1 to 31 but this is for the time that you have more than one PHY, BUT now I've just one phy. So, because of that I don't know about PHY Address. about Optional I mean select a value between 1 to 31 is optional ot no? It meanswhen I have just one phy, what is difference between select PHYAD = 1 or PHYAD = 31? Thanks |
|
|
|
嗨Huppa,
是的,它能够使用相同的主MDIO接口来处理不同的PHY,并且如果您有一个PHY。 如果将其地址指定为1或31,则无效,但GUI中指定的地址应用于访问。 问候,萨蒂什----------------------------------------------- --- --------------------------------------------请注意 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用的帖子。感谢.-- ---------------------------- --------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi Huppa, Yes it is the capability to address different PHY's using the same master MDIO interface and if you have a single PHY. It does not make any difference if you assign it's address as 1 or 31 but the assigned address in the GUI should be used to access it. Regards, Satish ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2395 浏览 7 评论
2810 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2277 浏览 9 评论
3354 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2445 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
780浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
558浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
405浏览 1评论
1985浏览 0评论
704浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-4 01:20 , Processed in 1.342058 second(s), Total 55, Slave 46 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号