BGR计数器的初始值是多少？

嗨，我在PIC16F1824中读取波特率发生器部分，用于编码I2C通信程序……我附加了三张我不理解的图片。在图1中，当SSP1BUF发生写入时，波特率发生器将自动开始计数。不管是在接收机模式还是在发射机模式中，它的值都投入到SSP1BUF中去了？（我猜是）在BGR计数器重新装入之前，BGR计数器的初始值是多少？一旦给定的操作完成，内部时钟将自动停止计数，时钟引脚将保持在其最后状态。“内部时钟”的时钟BRG的计数器？“时钟引脚”的SCL引脚？图24至39中的内部信号“重新装入”触发SSP1ADD的值，以加载到BRG计数器中，图24至39中的内部信号“重新加载”在哪里？（图片2）对于模块时钟线每次发生两次振荡，这两次发生两次？“重装动作”？模块时钟线的每一个振荡表示SCL中的时钟周期？当重新加载信号被断言时，逻辑指令取决于MSSP1正在运行的模式。据我所知，MSSP1寄存器决定主模式中的SPCL引脚时钟周期，但如何知道MSSP1寄存器中的“何时重新加载信号”？表244演示了基于指令周期的时钟速率和加载到SSP1ADD.W/BRG＆LT中的BRG值：“W”表示什么？FCY是什么？指令周期的频率？什么是FCLOCK（2翻滚BRG）？我完全不明白。对不起，每次都需要这么多的问题，我读的很辛苦，但还是不明白。



      以下为原文

    Hi, I've been reading the BAUD RATE GENERATOR section in PIC16F1824 for coding a I2C communication program......

I attached the three pictures where I don't understand.

In picture 1

When a write occurs to SSP1BUF, the Baud Rate Generator will automatically begin counting down.

"a write" in here indicate the value put into the SSP1BUF no matter in receiver mode or transmitter mode?(I guessed yes)
What is the initial value in BGR's counter before BGR's counter is reloaded?

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

Is "internal clock" the clock of BRG's counter?
Is "clock pin" the SCL pin?

An internal signal “Reload” in Figure 24-39 triggers the value from SSP1ADD to be loaded into the BRG counter

Where is the internal signal "Reload" in Figure 24-39?(picture 2)

This occurs twice for each oscillation of the module clock line

What occurs twice? the "action of reload"?
"Each oscillation of the module clock line" indicates a clock period in SCL?

The logic dictating when the reload signal is asserted depends on the mode the MSSP1 is being operated in.

As far as I know, the MSSP1 register decide the SCL pin clock period in Master mode, but how do I know "when the reload signal is asserted" from MSSP1 register?

Table 24-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSP1ADD.

W/BRG <-- What "W" indicates?
What is FCY? frequency of instruction cycle?
What is FCLOCK(2 Rollovers of BRG)? I totally don't understand it.

Sorry, require so many questions at a time, I read it very hard but still don't understand.....
   Attached Image(s)