永远@(negedge H7或negedge M)
if(!M)DB10 以下为原文
Use a D FF and async reset can do this
always @(negedge H7 or negedge M)
if(!M) DB10 <= 1;
else if(!H7) DB10<=0;
完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
如果序列图是这样的,代码应该是什么?
谢谢 消息由mpy编辑于04-24-2010 03:45 AM 以上来自于谷歌翻译 以下为原文 If the sequence chart is like this, what the code should be ? Thanks Message Edited by mpy on 04-24-2010 03:45 AM |
|
相关推荐
7个回答
|
|
您好
我想25年前GAL是一个旧的PLD? 是Xilinx吗? 无论如何,请参考图表, 这是不可能的。 哪些是输出? 这是一个时钟序列吗? 一般认为,假设两个是输入,一个是输出,为4个案例写一张卡纳图/表, 看看你得到的是一个好的开始。 我猜你有某种SR锁存电路, 当M变高时输出变高,当H7变低时输出变低, 但在其他情况下会发生什么(即M高和H7低)是一个很好的问题? 以上来自于谷歌翻译 以下为原文 HI I htink a GAL was an old PLD, 25 odd years ago ? was it Xilinx ? Anyway, fomr the diagram, it's impossible to say. Which are inputs which outputs ? Is it a clocked sequance ? As a general thought, assuming two are inputs and one is output, write a Karnough map / table for the 4 cases, see what you get is a good start. I'm guessing you have some sort of SR latch circuit, output goes high when M goes high, output goes low when H7 goes low, but what happens in the other cases ( i.e. M high and H7 low ) is a good quesion ? |
|
|
|
GAL由莱迪思制作,他在他们的网站上发布了相同的问题
论坛。 如果他需要更好的答案,也许他想添加更多信息。 - Gabor 以上来自于谷歌翻译 以下为原文 GALs were made by Lattice, and he posted the same question on their forums. Maybe he'd like to add more info if he needs a better answer. -- Gabor |
|
|
|
嗨gs,
有点猜测他正在钓鱼,因此评论让他思考一下 我想这里是为了“传递”我们对年轻人的知识,有点像现代学徒! 以上来自于谷歌翻译 以下为原文 Hi gs, yep sort of guessed he was fishing, hence comments to get him to think a little bit I guess were here to 'pass on' our knowledge to the young ones, sort of modern day apprenticeship ! |
|
|
|
你好,约翰,
你猜对了输入和输出。 (波浪在开头用I和O标记。:-)) 这是一种设置复位行为,但是很奇怪,因为输出在设置信号的下降沿和复位信号的上升沿发生变化。 即使它是一个时钟进程,当复位输入被激活时,输出应该如何知道? 不幸的是,时间线不是很有用,因为它不适合信号的量化。 (时钟真的很有帮助。) 如果仔细观察,可以看到设置输入(M)具有不同的脉冲宽度,输出也是如此。 我的猜测是我们正在研究脉冲展宽电路: t(db10)= k * t(M) 根据虚线字段,我怀疑其他输入并非真正涉及,而只是来自某些连接电路的外部反应(如某种握手)。 但所有这些都是推测性的,因为这条电路的目的是未知的。 有一个很好的综合 Eilert 以上来自于谷歌翻译 以下为原文 Hi John, you guessed right about the inputs and outputs. (The waves are marked with I and O at the beginning. :-) ) It is a set-reset behavior, but a strange one, since the output changes on the falling edge of the setting signal and on the rising edge of the resetting signal. Even if it's a clocked process, how should the output know, when the resetting input will be activated? Unfortunately the timeline is not very helpful, because it's not properly fitting the quantisation of the signals. (A clock would be really helpful.) If you take a closer look, you see that the setting input (M) has different impulse legth, and so does the output. My guess is that we are looking at a pulse stretching circuit: t(db10) = k*t(M) According to the dashed fields, I suspect that the other input is not really involved, but just an external reaction (like some kind of handshake) from some connected circuit. But all of this is kind of speculative, since the purpose of this circuit is unknown. Have a nice synthesis Eilert |
|
|
|
HI Eilert,
我努力不要过多地读名字, 自从与一家名为'data_out'的公司合作以来, 但那是接收器的输入! 尝试从如此少的信息中猜测电路的作用是不是很有趣。 如果这个可怜的家伙不得不侮辱这个,那会更有趣, 如你所说,脉冲宽度是否重要? 在未显示的情况下会发生什么! 呃,好吧, 以上来自于谷歌翻译 以下为原文 HI Eilert, I try hard not to read too much into names, ever since working with a company that had names like 'data_out', but then that was an input to the receiver ! Isn't it fun trying to guess what the circuit doesfrom so little information. It would be even more fun if the poor guy had to impliment this, As you say, are the pulse widths important ? what happens in the cases that are not shown ! Ah well, |
|
|
|
那是个很好的观点。
M输入看起来需要使用其下降沿 设置输出,但给出的信息你不知道是否输入H7 也是下降沿触发复位或异步低电平有效复位。 一世 通常不得不怀疑这种事情是否是一种学术活动(来自 标题中的“紧急” - 翻译为“即将到期”),或某种逆向工程, 与这个年份的部分相同。 问候, 的Gabor - Gabor 以上来自于谷歌翻译 以下为原文 That's a good point. The M input looks like it needs to use its falling edge to set the output, but given the information you don't know whether the H7 input is also a falling edge triggered reset or an asynchronous active low reset. I usually have to wonder if this sort of thing is an academic exercise (from the "urgent" in the title - translate to "due soon"), or some sort of reverse Engineering, common with parts of this vintage. Regards, Gabor -- Gabor |
|
|
|
使用D FF和异步重置可以做到这一点
永远@(negedge H7或negedge M) if(!M)DB10 以下为原文 Use a D FF and async reset can do this always @(negedge H7 or negedge M) if(!M) DB10 <= 1; else if(!H7) DB10<=0; |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1151浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
583浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
449浏览 1评论
2004浏览 0评论
728浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 21:57 , Processed in 1.873527 second(s), Total 88, Slave 71 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号