完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
Xilinx FPGA ultrascale vivado 2016.2该设计利用80%的设备,早期用于路由与合成stratagy - 流动交替可路由性&
congestoion扩展逻辑高实现现在我必须在顶层模块中创建一个小的4位计数器,并且设计不是路由。我尝试了多次,结果是相同的(尽管重叠节点的设置,保持和数量确实发生了变化 每次跑步。) 我有什么选择,除了减少逻辑我不能再减少逻辑,请建议一些方法来获得一个干净的bitfile.Thanks 以上来自于谷歌翻译 以下为原文 Xilinx fpga ultrascale vivado 2016.2 The design is utilizing 80% of the device and earlier it used to route with synthesis stratagy - flow alternate routability & congestoion spread logic high for implementation now I had to create a small 4 bit counter in the top module and the design is not routing. I tried multiple times and the result is same ( although the set up , hold and no. of overlap nodes does change with every run. ) What are the options do I have except reducing logic I cannot reduce the logic anymore, please suggest some way to get a clean bitfile. Thanks |
|
相关推荐
5个回答
|
|
你好@ ultragreen
路由器是否因拥塞而失败? 你能上传位于.runs - > impl_1位置的runme.log文件吗? 如果失败是由于拥塞造成的,请试用ARhttps://www.xilinx.com/support/answers/66314.html上的建议。 还尝试使用增量编译,因为工作和非工作设计之间的设计变化似乎很小。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi @ultragreen Is the router failing due to congestion? Can you upload the runme.log file located in .runs-->impl_1 location? Try out the suggestions from AR https://www.xilinx.com/support/answers/66314.html if the failure is due to congestion. Also try using incremental compile as the design changes between working and non-working designs seem to be minimal. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
嗨@ ultragreen,
检查以下答案记录是否有帮助: https://www.xilinx.com/support/answers/53854.html 问候, Sravanthi B 以上来自于谷歌翻译 以下为原文 Hi @ultragreen, Check if the following Answer record helps: https://www.xilinx.com/support/answers/53854.html Regards, Sravanthi B |
|
|
|
嗨Deepika,
请找到附带的runme.log 谢谢 runme.log 439 KB 以上来自于谷歌翻译 以下为原文 Hi Deepika, Please find the runme.log attached Thanks runme.log 439 KB |
|
|
|
@ Deepika,我在之前成功运行的放置检查点上使用增量运行。
我应该使用路由检查点进行增量运行吗?谢谢 以上来自于谷歌翻译 以下为原文 @ Deepika, I am using incremental run on top of placement check point of previous sucessful run . Should I use Routed checkpoint for incremental run ? Thanks |
|
|
|
是的,您可以使用成功运行的路由检查点作为参考dcp。
谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Yes, you can use routed checkpoint of successful run as reference dcp. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1157浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
584浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
450浏览 1评论
2005浏览 0评论
729浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 03:43 , Processed in 1.418702 second(s), Total 87, Slave 70 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号