完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
vivado版本:2017.2.1,os:win10 64bit,主板:zcu102
我创建了一个简单的新项目。 当我运行工具时,实现运行属性窗口显示日志并且工具没有停止: 阶段1.2 IO放置/时钟放置/构建放置器异常程序终止(EXCEPtiON_ACCESS_VIOLATION)请检查'H:/project_all/project/FPGA/project_1/project_1.runs/impl_1/hs_err_pid10916.log'以获取详细信息 然后我打开vivado示例设计并运行。 结果是一样的。 我该怎么做才能解决这个问题? hs_err_pid10916.dmp 141 KB hs_err_pid10916.log 1 KB 以上来自于谷歌翻译 以下为原文 vivado version: 2017.2.1,os: win10 64bit, board: zcu102 firts i create a simple new project. when i run implement , the implementation run properties window show the log and the implement is not stop: Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device Abnormal program termination (EXCEPTION_ACCESS_VIOLATION) Please check 'H:/project_all/project/fpga/project_1/project_1.runs/impl_1/hs_err_pid10916.log' for details then i open vivado example design and run . the result is same. what can i do to solve this problem ? hs_err_pid10916.dmp 141 KB hs_err_pid10916.log 1 KB |
|
相关推荐
5个回答
|
|
@ yongbyb2000,
看起来更新安装不成功。 您可以尝试重新安装vivado,并将下载文件的校验和值与Xilinx网站上的校验和值进行匹配。 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 @yongbyb2000, It looks like the update installation was not successful. Can you please try reinstalling vivado and also match the checksum values of downloaded file with the one present in Xilinx website. --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------View solution in original post |
|
|
|
@ yongbyb2000,
你是说你在Xilinx示例设计中看到Crash(异常程序终止)? 这是Vivado 2017.2.1的新/全新安装吗? --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @yongbyb2000, Are you saying you are seeing Crash (Abnormal program termination) even with Xilinx Example design? Is this your new/fresh installation of Vivado 2017.2.1? --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
是的,我在本月初安装了vivado 2017.2,并在今天安装了更新包
以上来自于谷歌翻译 以下为原文 yes, i installed the vivado 2017.2 at the beginning of this month , and installed the update package today |
|
|
|
@ yongbyb2000,
看起来更新安装不成功。 您可以尝试重新安装vivado,并将下载文件的校验和值与Xilinx网站上的校验和值进行匹配。 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @yongbyb2000, It looks like the update installation was not successful. Can you please try reinstalling vivado and also match the checksum values of downloaded file with the one present in Xilinx website. --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
好的,我会尝试重新安装vivado,谢谢!
以上来自于谷歌翻译 以下为原文 ok , i will try reinstalling vivado ,thank you! |
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2803 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2438 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
768浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
551浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
386浏览 1评论
1975浏览 0评论
692浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-28 19:17 , Processed in 1.204317 second(s), Total 83, Slave 67 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号