完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
亲爱的大家,
我想在vhdl中执行以下语句。 addres = add_a + add_b * B. 其中addres,add_a和add_b是std_logic_vectors,B是整数。 当我执行它时,它给主题错误。 即 错误:HDLCompiler:1731 - 找到运算符“*”的'0'定义,无法确定“*”的精确重载匹配函数 请给出一些解决方案 以上来自于谷歌翻译 以下为原文 Dear all, I want to execute the following statement in vhdl. addres = add_a + add_b*B where addres, add_a, and add_b are std_logic_vectors and B is an integer. when I execute this it gives the subject errror. i.e ERROR:HDLCompiler:1731 - found '0' definitions of operator "*", cannot determin exact overloaded matching function for "*" Please give some solutions |
|
相关推荐
4个回答
|
|
嗨@ D2D,
您必须将所有信号转换为std_logic_vector或整数才能进行乘法运算。 因为错误告诉我们在这种情况下没有“*”的定义。 谢谢,Arpan 谢谢,Arpan ----------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - -请注意- 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .-------------------- -------------------------------------------------- ------------------------ 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @d2d, Either you have to convert all the signals to either std_logic_vector or integer to do multiplication. Because the error is telling there are no definations of "*" in this scenario. Thanks, Arpan Thanks, Arpan ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ----------------------------------------------------------------------------------------------View solution in original post |
|
|
|
@ D2D,
您是否使用以下标准VHDL包启动VHDL代码: 库IEEE;使用IEEE.STD_LOGIC_1164.all;使用IEEE.STD_LOGIC_ARITH.all;使用IEEE.STD_LOGIC_SIGNED.all; --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @d2d, Did you start your VHDL code with the following standard VHDL packages: library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all; use IEEE.STD_LOGIC_SIGNED.all; --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
嗨@ D2D,
您必须将所有信号转换为std_logic_vector或整数才能进行乘法运算。 因为错误告诉我们在这种情况下没有“*”的定义。 谢谢,Arpan 谢谢,Arpan ----------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - -请注意- 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .-------------------- -------------------------------------------------- ------------------------ 以上来自于谷歌翻译 以下为原文 Hi @d2d, Either you have to convert all the signals to either std_logic_vector or integer to do multiplication. Because the error is telling there are no definations of "*" in this scenario. Thanks, Arpan Thanks, Arpan ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2374 浏览 7 评论
2790 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2257 浏览 9 评论
3331 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2421 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
745浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
531浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
351浏览 1评论
749浏览 0评论
1950浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-18 15:19 , Processed in 1.273505 second(s), Total 52, Slave 45 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号