完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
我在Windows 7上使用vivado 2014.2。
我有一个面临拥堵问题的设计,如附图中的粉红色区域所示。 在设计中,我有256位进入模块并注册。 然后通过8个阶段计算这些位的FFT。 到达第8阶段时,阵列(在模块输出上打包成单个矢量)变得太大,即2560位。 然后最后注册并进一步处理这些位。 这是我遇到拥堵的地方。 在实现过程中,设计中有大量具有重叠的节点(大约22886)。 虽然路由器设法路由设计,但我在路由过程中花费了太多时间(约6-7小时)。 有谁知道如何减少或消除这种拥堵问题? 以上来自于谷歌翻译 以下为原文 I am using vivado 2014.2 on windows 7. I have a design which is facing congestion issue as shown in pink area in figure attached. In the design, I have 256 bits entering into module and get registered. Then FFT is calculated on these bits through 8 stages. By the time i reach 8th stage , the array (which is packed into a single vector on module output) gets too big i.e 2560 bits. these bits are then finally registered and further processed. This is where i am getting congestion. During implementation design has a large number of Nodes with overlaps (around 22886). Although the router managed to route the design, I am having issue of too much time taken during routing (around 6-7 hours). Does anyone have idea how to reduce or eliminate this congestion issue? |
|
相关推荐
4个回答
|
|
嗨,
尝试拥堵策略。 您可以通过布局规划来缓解路由拥塞和时序问题,以防止逻辑在实施期间被置于关键或拥塞区域。 有关详细信息,请参阅http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug938-vivado-design-analysis-closure-tutorial.pdf的第44页。 谢谢,维杰----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi, Try congestion stratagies as well. You can alleviate routing congestion and timing issues by floorplanning to prevent logic from being placed into critical or congested areas during implementation. Refer to page 44 of http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug938-vivado-design-analysis-closure-tutorial.pdf for details. Thanks,Vijay -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution.View solution in original post |
|
|
|
嗨,
你尝试过不同的实施策略吗? 以上来自于谷歌翻译 以下为原文 Hi, Did you try with different implementation strategies? |
|
|
|
是的,我尝试FlowRuntime优化但效果不大
以上来自于谷歌翻译 以下为原文 yes i tried FlowRuntime optimized but little effect |
|
|
|
嗨,
尝试拥堵策略。 您可以通过布局规划来缓解路由拥塞和时序问题,以防止逻辑在实施期间被置于关键或拥塞区域。 有关详细信息,请参阅http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug938-vivado-design-analysis-closure-tutorial.pdf的第44页。 谢谢,维杰----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 Hi, Try congestion stratagies as well. You can alleviate routing congestion and timing issues by floorplanning to prevent logic from being placed into critical or congested areas during implementation. Refer to page 44 of http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug938-vivado-design-analysis-closure-tutorial.pdf for details. Thanks,Vijay -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
只有小组成员才能发言,加入小组>>
2385 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2433 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
759浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
548浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
371浏览 1评论
1966浏览 0评论
685浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-26 07:01 , Processed in 1.233075 second(s), Total 54, Slave 48 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号