完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我正在尝试使用simulink和ISE构建一个ofdm系统。 在使用系统生成器从Simulink生成pcores并导出到EDK之后,我运行了综合,翻译和映射。 它完成了地图阶段的全局优化,然后显示两个错误 错误:PhysDesignRules:1829 - 用于补偿system_i / ofdm_txrx_mimo_plbw_0 / ofdm_txrx_mimo_plbw_0 / sysgen_dut / ofdm_txrx_supermimo_coded_x0 / ofdm_tx_mimo_e561dc9ec3 / ifft_39487f2855 / fast_fourier_transform_6_0 / fast_fourier_transform_virtex4_6_0_75b9f4ad63e04a0e_instance / blk00000003 / B lk00000004 / blk000002d4 / blk000002f9不兼容的程序。 在SDP模式下,DOA_REG和DOB_REG必须编程相同。 错误:PhysDesignRules:1829 - 用于补偿system_i / ofdm_txrx_mimo_plbw_0 / ofdm_txrx_mimo_plbw_0 / sysgen_dut / ofdm_txrx_supermimo_coded_x0 / ofdm_rx_mimo_cb53b24b6c / fft_chan_est_78ad11efee / fft_73b5a3d002 / fast_fourier_transform_6_0 / fast_fourier_transform_virtex4_6_0_a7832015336ab458 _instance / blk00000003 / blk00000004 / blk000002d4 / blk000002f9不兼容的程序。 在SDP模式下,DOA_REG和DOB_REG必须编程相同。 我搜索了一些答案记录,发现可以通过手动编辑EDIF来纠正。 我使用ngc2edif命令从pcore的ngc文件生成了EDIF文件,并进行了必要的更改(只是将一个属性的整数值从0更改为1作为建议的答案记录)。 现在我如何从edif文件生成ngc文件。 我尝试使用ngcbuild,但它没有说edif文件中的一个特定行超过了EDIF标准指定的256个组件名称限制。 我如何从这个阶段开始? 以上来自于谷歌翻译 以下为原文 Hi, I am trying to build a ofdm system using simulink and ISE. After generating the pcores from Simulink using system generator and exporting to EDK, I run synthesis, translate and map. It completes upto gobal optimization in map stage and then shows two errors ERROR:PhysDesignRules:1829 - Incompatible programming for comp system_i/ofdm_txrx_mimo_plbw_0/ofdm_txrx_mimo_plbw_0/sysgen_dut/ofdm_txrx_supermimo_coded_x0/ofdm_tx_mimo_e561dc9ec3/ ifft_39487f2855/fast_fourier_transform_6_0/fast_fourier_transform_virtex4_6_0_75b9f4ad63e04a0e_instance/blk00000003/b lk00000004/blk000002d4/blk000002f9. In SDP mode, DOA_REG and DOB_REG must be programmed the same. ERROR:PhysDesignRules:1829 - Incompatible programming for comp system_i/ofdm_txrx_mimo_plbw_0/ofdm_txrx_mimo_plbw_0/sysgen_dut/ofdm_txrx_supermimo_coded_x0/ofdm_rx_mimo_cb53b24b6c/ fft_chan_est_78ad11efee/fft_73b5a3d002/fast_fourier_transform_6_0/fast_fourier_transform_virtex4_6_0_a7832015336ab458 _instance/blk00000003/blk00000004/blk000002d4/blk000002f9. In SDP mode, DOA_REG and DOB_REG must be programmed the same. I searched some answer records and found that it can be rectified by manually editing the EDIF. I generated the EDIF file from the ngc file of the pcore using ngc2edif command and made the necessary changes (just changed the integer value of one property from 0 to 1 as the answer record suggested). Now how am I to generate the ngc file from edif file. I tried using the ngcbuild but it fails saying that one particular line in the edif file exceeds the 256 component name limit specified by the EDIF standards. How am I proceed from this stage? |
|
相关推荐
7个回答
|
|
嗨,
我正在尝试使用simulink和ISE构建一个ofdm系统。 在使用系统生成器从Simulink生成pcores并导出到EDK之后,我运行了综合,翻译和映射。 它完成了地图阶段的全局优化,然后显示两个错误 错误:PhysDesignRules:1829 - 用于补偿system_i / ofdm_txrx_mimo_plbw_0 / ofdm_txrx_mimo_plbw_0 / sysgen_dut / ofdm_txrx_supermimo_coded_x0 / ofdm_tx_mimo_e561dc9ec3 / ifft_39487f2855 / fast_fourier_transform_6_0 / fast_fourier_transform_virtex4_6_0_75b9f4ad63e04a0e_instance / blk00000003 / B lk00000004 / blk000002d4 / blk000002f9不兼容的程序。 在SDP模式下,DOA_REG和DOB_REG必须编程相同。 错误:PhysDesignRules:1829 - 用于补偿system_i / ofdm_txrx_mimo_plbw_0 / ofdm_txrx_mimo_plbw_0 / sysgen_dut / ofdm_txrx_supermimo_coded_x0 / ofdm_rx_mimo_cb53b24b6c / fft_chan_est_78ad11efee / fft_73b5a3d002 / fast_fourier_transform_6_0 / fast_fourier_transform_virtex4_6_0_a7832015336ab458 _instance / blk00000003 / blk00000004 / blk000002d4 / blk000002f9不兼容的程序。 在SDP模式下,DOA_REG和DOB_REG必须编程相同。 我搜索了一些答案记录,发现可以通过手动编辑EDIF来纠正。 我使用ngc2edif命令从pcore的ngc文件生成了EDIF文件,并进行了必要的更改(只是将一个属性的整数值从0更改为1作为建议的答案记录)。 现在我如何从edif文件生成ngc文件。 我尝试使用ngcbuild,但它没有说edif文件中的一个特定行超过了EDIF标准指定的256个组件名称限制。 我如何从这个阶段开始? 以上来自于谷歌翻译 以下为原文 Hi, I am trying to build a ofdm system using simulink and ISE. After generating the pcores from Simulink using system generator and exporting to EDK, I run synthesis, translate and map. It completes upto gobal optimization in map stage and then shows two errors ERROR:PhysDesignRules:1829 - Incompatible programming for comp system_i/ofdm_txrx_mimo_plbw_0/ofdm_txrx_mimo_plbw_0/sysgen_dut/ofdm_txrx_supermimo_coded_x0/ofdm_tx_mimo_e561dc9ec3/ ifft_39487f2855/fast_fourier_transform_6_0/fast_fourier_transform_virtex4_6_0_75b9f4ad63e04a0e_instance/blk00000003/b lk00000004/blk000002d4/blk000002f9. In SDP mode, DOA_REG and DOB_REG must be programmed the same. ERROR:PhysDesignRules:1829 - Incompatible programming for comp system_i/ofdm_txrx_mimo_plbw_0/ofdm_txrx_mimo_plbw_0/sysgen_dut/ofdm_txrx_supermimo_coded_x0/ofdm_rx_mimo_cb53b24b6c/ fft_chan_est_78ad11efee/fft_73b5a3d002/fast_fourier_transform_6_0/fast_fourier_transform_virtex4_6_0_a7832015336ab458 _instance/blk00000003/blk00000004/blk000002d4/blk000002f9. In SDP mode, DOA_REG and DOB_REG must be programmed the same. I searched some answer records and found that it can be rectified by manually editing the EDIF. I generated the EDIF file from the ngc file of the pcore using ngc2edif command and made the necessary changes (just changed the integer value of one property from 0 to 1 as the answer record suggested). Now how am I to generate the ngc file from edif file. I tried using the ngcbuild but it fails saying that one particular line in the edif file exceeds the 256 component name limit specified by the EDIF standards. How am I proceed from this stage? |
|
|
|
您可以尝试将约束“INST INST_name DOA_REG = 1”添加到您的ucf文件中。
问候,brucey ----------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - -请注意- 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .-------------------- -------------------------------------------------- ------------------------ 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 You may try add constraint "INST INST_name DOA_REG=1" to your ucf file.Regards, brucey ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ----------------------------------------------------------------------------------------------View solution in original post |
|
|
|
- 删除 -
- 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 -- deleted -- -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
答复建议我在本实施论坛中发布问题以获得进一步的帮助。
我会在那里删除我的帖子。 有没有其他tahtn编辑EDIF文件的方法? 以上来自于谷歌翻译 以下为原文 The reply suggested that I post the question in this implementation forum for further help. I will delete my post there. Is there any way other tahtn editing the EDIF file? |
|
|
|
您可以尝试将约束“INST INST_name DOA_REG = 1”添加到您的ucf文件中。
问候,brucey ----------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - -请注意- 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .-------------------- -------------------------------------------------- ------------------------ 以上来自于谷歌翻译 以下为原文 You may try add constraint "INST INST_name DOA_REG=1" to your ucf file.Regards, brucey ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
谢谢,问题解决了。
但是为什么这个问题首先会出现呢? 以上来自于谷歌翻译 以下为原文 Thanks, the problem was solved. But why does that problem arise in the first place? |
|
|
|
也许你在以前的版本中生成了核心。
或者综合工具和实施工具之间存在不一致。或者当前版本的DRC规则更加严格。 问候,brucey ----------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - -请注意- 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .-------------------- -------------------------------------------------- ------------------------ 以上来自于谷歌翻译 以下为原文 Maybe you generate the core in previous version. Or there's inconsistence between synthesis tool and implenetation tool.Or the DRC rule is stricter in current version. Regards, brucey ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2380 浏览 7 评论
2797 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2262 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2428 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
755浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
543浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
365浏览 1评论
1960浏览 0评论
681浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-22 09:53 , Processed in 1.443051 second(s), Total 89, Slave 72 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号