完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我正在使用PCI控制器在8位SelectMAP模式下配置三个FPGA,并允许这些FPGA与PCI总线通信。我使用的控制器具有三个芯片选择输出,并且当前正在使用它们来选择哪些FPGA可选配置数据。
配置完成后,PCI控制器用于仲裁连接到FPGA的本地总线和PCI总线。 我想知道如果我在选择哪个芯片在本地总线上进行通信时,将CS_B引脚与PCI控制器的芯片选择相关联会发生什么情况。 这是否会产生问题?我要问的是,在成功配置完成后,CS_B引脚的状态是否重要? 以上来自于谷歌翻译 以下为原文 I am using a PCI Contoller to configure three FPGAs in 8bit SelectMAP mode and allow these FPGAs to talk to a PCI bus. The contoller I am using has three chip select outputs and is currently using them to select which FPGA to load configuration data. After configuration, the PCI contoller is used to arbitrate between a local bus connected to the FPGAs and the PCI bus. I was wondering what would occur if I were to leave the CS_B pins tied to the chip selects coming from the PCI contoller when selecting which a chip to communicate on the local bus. Would this create a problem or not? What I am asking is does the state of the CS_B pin matter after a sucessful configuration is completed? |
|
相关推荐
5个回答
|
|
嘿,我认为这与Project-NaviGator中的比特流生成设置有关...我已经设置为持续存在且CS_B保持为SelectMAP引脚...如果我设置为持续关闭,则CS_B成为输入
/输出引脚可用于其他目的...如果将persist设置为on,则必须确保CS_B在配置后处于已知状态...如果接地或0,则启用SelectMAP接口。 ..如果设置为高或1则接口被禁用...因此请确保禁用接口,否则您可以启动中止序列。 查看关于非连续SelectMAP数据加载的V4配置用户指南UG071部分.HTH !!! - = G。 ZOD = - 以上来自于谷歌翻译 以下为原文 Hey, I think this has something to do with your bit-stream generation settings in Project-NaviGator... I had mine set to persist and CS_B stays as a SelectMAP pin... if I set persist off, then CS_B becomes a input/output pin that you can use for other purposes... if you set persist as on, then you have to make sure CS_B is in a known state after configuration... if tied to ground or 0 then the SelectMAP interface is enabled... if set to high or 1 then the interface is disabled... so make sure the interface is disabled, or else you may start the abort sequence. Check out the V4 configuration user guide UG071 section on Non-Continuous SelectMAP Data Loading. HTH!!!-=G. ZOD=- |
|
|
|
你确定?
Virtex 4数据表没有列出CS_B,因为它可以转换为I / O引脚,而是将其列为专用引脚。 我原以为这意味着它的功能是不可改变的。 以上来自于谷歌翻译 以下为原文 Are you sure? The Virtex 4 datasheet does not list the CS_B as being able to be turned into an I/O pin, rather it lists it as a dedicated pin. I had thought this to mean its function was unalterable. |
|
|
|
cs-b引脚是专用的,但重点是如果你没有使用PERSIST选项,你不必担心在启动完成后cs_b引脚处于什么状态。
请注意,某些选项(例如等待dcm在完成启动之前锁定)可能会显着延迟启动结束。消息由roym编辑于08-15-2007 08:19 AM -------------------------------------------------- --------------------------不要忘记回复,不要接受作为解决方案----------- -------------------------------------------------- --------------- 以上来自于谷歌翻译 以下为原文 The cs-b pin is dedicated, but the main point is that if you are not using the PERSIST option you don't need to worry what state the cs_b pin is in after the startup is complete. Note that some options such as wait for dcm's to lock before finishing startup can delay the end of startup significantly. Message Edited by roym on 08-15-2007 08:19 AM---------------------------------------------------------------------------- Don't forget to reply, kudo, and accept as solution ---------------------------------------------------------------------------- |
|
|
|
我不记得在帖子中提到回读了。
如果设置PERSIST开关,则D0-D8引脚不再用作IO(配置后),用于回读。 还要确保正确切换BUSY和CS_B以避免菊花链式SelectMAP配置中的中止情况.- David 以上来自于谷歌翻译 以下为原文 I don't recall any mention of readback in the post. If you set the PERSIST switch, your D0-D8 pins no longer function as IO (after configuration) and are used for readback purposes. Also ensure that you toggle BUSY and CS_B properly to avoid an abort condition in a daisy-chained SelectMAP configuration. -David |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2380 浏览 7 评论
2797 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2262 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2428 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
756浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
545浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
366浏览 1评论
1963浏览 0评论
682浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-22 19:38 , Processed in 1.130768 second(s), Total 55, Slave 48 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号