ALTERA ip

0

Microperipheral Library
Fast Fourier Transform
Color Space Converters
32-bit,33MHz Master/Target w/DMA
Cyclic Redundancy Generator/Check

32-bit,33MHz Target Only
UART
UART
UART
DMA Controller
USART
Parallel Port Controller
Interrupt Controller

32-bit,33-MHz Master/Target
64-bit Master/Target
FIR Compiler
Symbol Interleaver/Deinterleaver
Numerically Controlled Oscillator
Reed Solomon Encoder/Decoder
Utopia Level 2 Slave
Utopia Level 2 Master
High-Level Data Link Controller
Turbo Encoder
Turbo Decoder
Echo Cancellor
32-bit Master/Target

32-bit Target Only
64-bit Target Only
Viterbi Decoder
Reed Solomon Continuous Decoder
Reed Solomon Streaming Decoder
Reed Solomon Variable Encoder(add-on)
Reed Solomon Variable Encoder
Reed Solomon Decoder w/Erasures(add-on)
Reed Solomon 9B10B Symbols Support
Numerically Controlled Oscillator
FFT Processor
adaptive equalizer
Data Encryption Software
High Speed Viterbi Decoder
Slow Speed Viterbi Decoder
Stand RS Encoder
Stand RS Encoder(Streaming + Discreate)
RS LIB
8B10B Encoder/Decoder
PCI/X
ArcTan
Cordpol(cordic)
Logarithm Function
u-law & A-law Companders
Square Root
DCT/IDCT
POS PHY Link Layer Function
POS PHY PHY Link Layer Function
Minicore
ZBT SSRAM Memory Controller
Hadamard Transform Processor
High Performance DDR SDRAM Memory Controller
High Performance SDR SDRAM Memory Controller
Viterbi Lib
POS PHY Level 2 Phy Layer Function
SONET STS-1 Framer
SONET/SDH STS-3c/STM-1 Framer
SONET STS-3 Framer
SONET/SDH STS-12c/STM-4 Framer
ATM Cell Processor 155 Mbps
ATM Cell Processor 622 Mbps
PPP Packet Processor 155 Mbps
PPP Packet Processor 622 Mbps
T3 Framer
T3 Mapper
Infinite Impulse Response Compiler
POS PHY Level 2 Link Layer Function
POS PHY Lib
Constellation Mapper/Demapper
Soft DSP core
E3 Mapper
Low Speed Rijndael Encryption/Decryption Algorithm
Secure Hash Algorithm
Message Digest Algorithm
Mercury Gigabit Transceiver
8bl0b Encoder/Decoder
New Super Reed SoLomon Decoder
High Speed Rijndael Encryption/Decryption Algorithm
Floating Point Function
10/100 Ethernet MAC(Data Independent Interface)
T3/E3 mapping to STS-3c/AU-4
Correlator
UTOPIA Level 3 Slave
UTOPIA Level 3 Master
POSPHY Level 4
PCI32 Nios Target
UART with 16-byte FIFO Buffers
DSSS Reference Design
SONET/SDH STS-48/STM-16 Framer
ATM Cell Processor 2488 Mbps
PPP Packet Processor 2488 Mbps
Rapid0 Physical Layer
Pipelined Square Root
CSIX-L1
HyperTransport
CSP Soft DSP Processor
Cordic Reference Design(Volker)
SDR SDRAM Memory Interface Controller
Nios Embedded Processor Encrypted output
32-bit Target Only for MAX||
QDR || SRAM Controller
Nios || Embedded Processor Clear Text output
SerialLite
DDR 2 SDRAM Controller
DDR/DDR2 Library

RLDRAM || Memory Controller
SeriaLite ||
SDI Interface[SD,HD]
Stratix || GX Gige MAC[MTIP]
Virtual Queue Controller
Chroma Resampler
Gamma Corrector
2D FIR Filter
2D Median Filter
Alpha Blending Mixer
Deinterlacer
Scaler
Line Buffer Compiler
ASI
PCI Express - x1 lane
Express - x4 lane
Express - x8 lane

0

谢谢，解决燃眉之急