完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
通过VHDL设计一个简单信号发生器,有一路输出outp。仿真时,始终没有输出结果,outp一直为低,查看其中状态的变化,发现状态却是一直变化的,请问这是由于什么造成的。
--------------------------- --------信号发生器--------- --------------------------- library ieee; use ieee.std_logic_1164.all; --------------------------- entity pro_signal is port( clk:in std_logic; outp:out bit ); end pro_signal; ---------------------------- architecture pro_signal of pro_signal is signal out1,out2:bit; type state is (one,two,three); signal pr_state1,nx_state1:state; signal pr_state2,nx_state2:state; begin ----------down section--------- ----------machine #1------------ process(clk) begin if(clk'event and clk='1')then pr_state1<=nx_state1; end if; end process; ----------machine #2------------ process(clk) begin if(clk'event and clk='0')then pr_state2<=nx_state2; end if; end process; -------------up section----------- ------------machine #1------------ process(pr_state1) begin case pr_state1 is when one => out1<='1'; nx_state1<=two; when two => out1<='1'; nx_state1<=three; when three => out1<='0'; nx_state1<=one; end case; end process; ------------machine #2------------ process(pr_state2) begin case pr_state2 is when one => out1<='0'; nx_state2<=two; when two => out1<='1'; nx_state2<=three; when three => out1<='1'; nx_state2<=one; end case; end process; outp<=out1 and out2; end pro_signal; |
|
相关推荐
2个回答
|
|
没有帮顶的吗?
|
|
|
|
代码错误,已解决!
|
|
|
|
你正在撰写答案
如果你是对答案或其他答案精选点评或询问,请使用“评论”功能。
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-5-12 14:01 , Processed in 0.411105 second(s), Total 42, Slave 35 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号