如何在一个四核中使用两个gtx收发器用于两个极光ips

你好@ rajuponnaganti
看起来你试图在一个四核中使用两个GTXE2_COMMON块。
您必须使用一个GTXE2_COMMON块，因为您在一个块中使用两个GTX。
谢谢，
维奈
--------------------------------------------------
------------------------------------------您是否尝试在Google中输入问题？
？
如果没有，你应该在发布之前。
此外，MARK这是一个答案，以防它有助于解决您的查询/问题。给予帮助您找到解决方案的帖子。



以下为原文

Hi @rajuponnaganti
 
It looks like you are trying to use two GTXE2_COMMON blocks in one quad.
You have to use one GTXE2_COMMON block since you are using two GTXs from one block.
 
Thanks,
Vinay
--------------------------------------------------------------------------------------------
Have you tried typing your question in Google? If not you should before posting. Also, MARK this is as an answer in case it helped resolve your query/issue.Give kudos to the post that helped you to find the solution.

您应该将一个Aurora核心的共享逻辑配置为包含在核心中，并将第二个Aurora核心的共享逻辑配置在示例设计中。技术上，核心中具有共享逻辑的核心称为主，另一个称为从核
。
Master包含公共实例，并向slave提供gtrefclkout。请参阅http://www.xilinx.com/support/documentation/ip_documentation/aurora_64b66b/v10_0/pg074-aurora-64b66b.pdf的“共享逻辑”部分。
有关框图，请参见相同PG的图3-17，其中显示了主站和从站之间的互连。
--------------------------------------------------
---------------------------------------------请将帖子标记为
如果提供的信息能够回答您的问题/解决您的问题，请“接受为解决方案”。给予您认为有用的帖子。



以下为原文

You should configure one Aurora core's shared logic to be included within the core and the second Aurora  core's shared logic to be included in the example design.

Technically, the core with shared logic in the core is called as master and the other is called as slave. Master contains common instantiation in it and provides the gtrefclkout to the slave.

Please refer to "Shared Logic" section of http://www.xilinx.com/support/documentation/ip_documentation/aurora_64b66b/v10_0/pg074-aurora-64b66b.pdf

Refer to Figure 3-17 of the same PG for block diagram showing the inter-connectivity between master and slave.-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.

我看到了你的重复帖子-http：//forums.xilinx.com/t5/Implementation/QPLL-loc-constraints/mp/640380#M13011http：//forums.xilinx.com/t5/General-Technical-Discussion/problem
-in-using-two-GTX-Transceivers-X1Y0-and-X1Y1 / mp / 640350＃M34780请避免重复发帖。
--------------------------------------------------
---------------------------------------------请将帖子标记为
如果提供的信息能够回答您的问题/解决您的问题，请“接受为解决方案”。给予您认为有用的帖子。



以下为原文

I saw duplicate posts from you-
http://forums.xilinx.com/t5/Implementation/QPLL-loc-constraints/m-p/640380#M13011
http://forums.xilinx.com/t5/General-Technical-Discussion/problem-in-using-two-GTX-Transceivers-X1Y0-and-X1Y1/m-p/640350#M34780

Please avoid duplicate posts.-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.

我不是在使用vivado。
我正在使用ise 14.7，设备xc7vx485tboard vc707



以下为原文

i am not using vivado. i am using ise 14.7, device xc7vx485t
board vc707