AX88796B

gaintman2009

2010-5-16 11:02:28 2439

[

The AX88796B is a low-pin-count (64-pin LQFP) non-PCI Ethernet controller for the Embedded and Industrial Ethernet applications. The AX88796B supports 8/16-bit SRAM-like host interface, providing a glue-less connection to most common embedded MCUs. The AX88796B integrates on-chip Fast Ethernet MAC and PHY, which is IEEE802.3 10Base-T and IEEE802.3u 100Base-TX compatible and 8Kx16 bits embedded SRAM for packet buffering to accommodate high bandwidth applications. The AX88796B has a wide array of features including support for Twisted Pair Crossover Detection and Auto-Correction, Wake-on-LAN power management and IEEE 802.3x and backpressure flow control. The AX88796B supports two operating temperature ranges, namely, commercial grade from 0 to 70 ?XC and industrial grade from -40 to 85 ?XC. The small form factor of 64-pin LQFP package helps reduce the overall PCB space. The programming of AX88796B is simple and compatible with NE2000, so the users don't need any modification and can easily port the software drivers to many embedded systems very quickly. Combining these features with ASIX's free TCP/IP software stack for 8-bit microcontrollers, AX88796B provides the best Ethernet solution for embedded networking applications.

Features:

High-performance non-PCI local bus
- Supports both 8 bit and 16 bit local CPU interfaces include MCS-51 series, 80186 series CPU and ISA bus
- SRAM-like host interface (US Patent Approval), easily interfaced to most common embedded MCUs
- Embeds 8Kx16 bits SRAM for packet buffers
- Supports Slave-DMA to minimize CPU overhead
- Supports burst-mode read for highest performance applications
- Interrupt pin with programmable Hold-off timer
Single-chip Fast Ethernet controller
- Compatible with IEEE802.3, 802.3u standards
- Integrates Fast Ethernet MAC/PHY transceiver in one chip
- Supports 10Mbps and 100Mbps data rate
- Supports full and half duplex operations
- Supports 10/100Mbps N-way Auto-negotiation operation
- Supports twisted pair crossover detection and auto-correction (Auto-MDIX)
- Supports IEEE 802.3x flow control for full-duplex operation
- Supports back-pressure flow control for half-duplex operation
Supports Wake-on-LAN function to reduce power by following events
- Detection of a change in the network link state
- Receipt of a Magic Packet
- Receipt of a MS wakeup frame
NE2000 register level compatible instruction
- Detection performance can be enhanced with only a minor host driver modification from original NE2000 driver
Supports EEPROM interface to store MAC address(Opitional)
Supports up to 2 (out) /1 (in/out) General Purpose pins
Supports LED pins for various network activity indications
Integrates on-chip 3.3V to 1.8V voltage regulator and require single power supply of 3.3V only
Integrates on-chip oscillator and PLL. Require only one 25MHz crystal to operate
64-pin LQFP , RoHS package
Operate over 0 to +70 °C or -40 to +85 °C temperature range