查看Xilinx Verilog代码,如果在基本模式下使用AXI流量生成器,则不支持QoS:
生成if(C_ATG_BASIC_AXI4 == 0)开始:AXI4_AR_BASIC_NOassign arid_m [C_M_AXI_THREAD_ID_WIDTH-1:0] = mar_fifo_out [52:47]; assign arlen_m [7:0] = mar_fifo_out [39:32]; assign arvalid_m = mar_fifo_valid; assign arsize_m [
2:0] = mar_fifo_out [46:44]; assign arlock_m [0:0] = mar_fifo_out [40:40];
// arlock制作1位signalassign arburst_m [1:0] = mar_fifo_out [43:42];赋予arprot_m [2:0] = mar_fifo_out [55:53];赋值arcache_m [3:0] = mar_fifo_out [80:77
]; assign aruser_m [C_M_AXI_ARUSER_WIDTH-1:0] = {mar_fifo_out [100:93],mar_fifo_out [88:81]}; assign arqos_m [3:0] = mar_fifo_out [92:89]; endendgenerategenerate if(C_ATG_BASIC_AXI4 == 1
)begin:AXI4_AR_BASIC_YESassign arid_m [C_M_AXI_THREAD_ID_WIDTH-1:0] = mar_fifo_out [48:43]; assign arsize_m [2:0] = mar_fifo_out [42:40]; assign arlen_m [7:0] = mar_fifo_out [39:32];
assign arvalid_m = mar_fifo_valid; assign arlock_m [0:0] = 1'b0;
assign arburst_m [1:0] = 2'h1;赋值arprot_m [2:0] = 3'b000;赋值arcache_m [3:0] = 4'b0011;赋值aruser_m [C_M_AXI_ARUSER_WIDTH-1:0] = {C_M_AXI_ARUSER_WIDTH {1
'b0}};分配arqos_m [3:0] = 4'h0;
endendgenerate
查看Xilinx Verilog代码,如果在基本模式下使用AXI流量生成器,则不支持QoS:
生成if(C_ATG_BASIC_AXI4 == 0)开始:AXI4_AR_BASIC_NOassign arid_m [C_M_AXI_THREAD_ID_WIDTH-1:0] = mar_fifo_out [52:47]; assign arlen_m [7:0] = mar_fifo_out [39:32]; assign arvalid_m = mar_fifo_valid; assign arsize_m [
2:0] = mar_fifo_out [46:44]; assign arlock_m [0:0] = mar_fifo_out [40:40];
// arlock制作1位signalassign arburst_m [1:0] = mar_fifo_out [43:42];赋予arprot_m [2:0] = mar_fifo_out [55:53];赋值arcache_m [3:0] = mar_fifo_out [80:77
]; assign aruser_m [C_M_AXI_ARUSER_WIDTH-1:0] = {mar_fifo_out [100:93],mar_fifo_out [88:81]}; assign arqos_m [3:0] = mar_fifo_out [92:89]; endendgenerategenerate if(C_ATG_BASIC_AXI4 == 1
)begin:AXI4_AR_BASIC_YESassign arid_m [C_M_AXI_THREAD_ID_WIDTH-1:0] = mar_fifo_out [48:43]; assign arsize_m [2:0] = mar_fifo_out [42:40]; assign arlen_m [7:0] = mar_fifo_out [39:32];
assign arvalid_m = mar_fifo_valid; assign arlock_m [0:0] = 1'b0;
assign arburst_m [1:0] = 2'h1;赋值arprot_m [2:0] = 3'b000;赋值arcache_m [3:0] = 4'b0011;赋值aruser_m [C_M_AXI_ARUSER_WIDTH-1:0] = {C_M_AXI_ARUSER_WIDTH {1
'b0}};分配arqos_m [3:0] = 4'h0;
endendgenerate
举报